| |
|
 |
NANYA TECHNOLOGY CORP
|
| Part No. |
NT5DS64M8AF-6K
|
| OCR Text |
...s center- aligned with data for writes differential clock inputs (ck and ck ) four internal banks for concurrent operation data mask (dm) for write data dll aligns dq and dqs transitions with ck transitions commands entered on eac... |
| Description |
64M X 8 DDR DRAM, 0.7 ns, PBGA60
|
| File Size |
2,293.16K /
76 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
|
| Part No. |
MT8VDDT1664AG-202A1
|
| OCR Text |
...; center- aligned with data for writes internal, pipelined double data rate (ddr) architecture; two data accesses per clock cycle bidirectional data strobe (dqs) transmitted/ received with data, i.e., source-synchronous data capture d... |
| Description |
16M X 64 DDR DRAM MODULE, 0.8 ns, DMA184
|
| File Size |
403.49K /
23 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
CY22E016L-SZ25XC
|
| OCR Text |
...e low . when selected low, this writes da ta on the io pins to the address location latched by the falling edge of ce . ce input chip enable input, active low . when low, selects the chip. when high, deselects the chip. oe input output ena... |
| Description |
2K X 8 NON-VOLATILE SRAM, 25 ns, PDSO28
|
| File Size |
2,055.46K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
NANYA TECHNOLOGY CORP
|
| Part No. |
NT5DS128M4BT-6K
|
| OCR Text |
...s center- aligned with data for writes ? differential clock inputs (ck and ck ) ? four internal banks for concurrent operation ? data mask (dm) for write data ? dll aligns dq and dqs trans itions with ck transitions ? commands entered on ea... |
| Description |
128M X 4 DDR DRAM, 0.7 ns, PDSO66
|
| File Size |
2,500.58K /
80 Page |
View
it Online |
Download Datasheet |
| |
|
|
Maxim Integrated Products, Inc.
|
| Part No. |
DS2484EVKIT
|
| OCR Text |
...1-wire bus. ? write byte(s): writes any number of 1-wire bytes on the 1-wire bus up to 16,382 bytes (no spaces or commas). ? read byte(s): reads any number of 1-wire time-slot bytes on the 1-wire bus up to 32,768 bytes. ? write b... |
| Description |
Evaluation System for the <a href=/DS2484>DS2484</a>
|
| File Size |
1,622.80K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
NANYA TECHNOLOGY CORP
|
| Part No. |
NT5DS16M16BS-6KL
|
| OCR Text |
...s center- aligned with data for writes differential clock inputs (ck and ck ) four internal banks for concurrent operation data mask (dm) for write data dll aligns dq and dqs transitions with ck transitions commands entered on eac... |
| Description |
16M X 16 DDR DRAM, 0.7 ns, PDSO66
|
| File Size |
2,290.92K /
80 Page |
View
it Online |
Download Datasheet |
| |
|
|
LG
|
| Part No. |
GH22NS30
|
| OCR Text |
...r. 2.0 & higher ) (2) reads and writes in each dvd-r (ver. 2.0 for gene ral), -r dl, -rw, dvd-ram (ver. 2.0 & higher ), dvd+r and +r dl (doubl e layer), +rw (3) reads data in each cd-rom, cd-rom xa, cd-i, vide o cd, cd-extra and cd-text (4... |
| Description |
H/H DVD writable DRIVE
|
| File Size |
316.49K /
22 Page |
View
it Online |
Download Datasheet |
| |
|
|
NANYA TECHNOLOGY CORP
|
| Part No. |
NT5DS16M16BW-6K
|
| OCR Text |
...s center- aligned with data for writes ? differential clock inputs (ck and ck ) ? four internal banks for concurrent operation ? data mask (dm) for write data ? dll aligns dq and dqs transitions with ck transitions ? commands entered on ea... |
| Description |
16M X 16 DDR DRAM, 0.7 ns, PBGA60
|
| File Size |
1,341.90K /
80 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
