| |
|
 |
pmc
|
| Part No. |
1991709
|
| OCR Text |
................................17 vhdl CODE ...........................................................................................19 EEPROM CONTENTS ...........................................................................21
PROPRIE... |
| Description |
From old datasheet system
|
| File Size |
940.14K /
43 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Actel
|
| Part No. |
FUSION
|
| OCR Text |
... Name field, select HDL type as vhdl (the sample Libero IDE project is in vhdl) or Verilog, then click Next (Figure 1-3).
Figure 1-3. Create a Libero IDE Project
8
Fusion Design Flow Tutorial User's Guide
Fusion Design Flow in L... |
| Description |
|
| File Size |
461.21K /
37 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL5022
|
| OCR Text |
... with a top-level Verilog(R) or vhdl file, then you would use a structural instantiation of this PCI32 block, instead of a graphical symbol.
Figure 2: PCI Interface Symbol
(c) 2003 QuickLogic Corporation
www.quicklogic.com * *
*... |
| Description |
33 MHz/32-bit PCI Host Capable Master Target with Embedded
Programmable Logic
|
| File Size |
582.09K /
22 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY3146 3146
|
| OCR Text |
... FPGA Compiler tools * Powerful vhdl or Verilog design entry * DesignWareTM library support * Supports the FLASH370iTM family of CPLDs * Industry-leading synthesis for programmable logic * 100% automatic fitting * vhdl and Verilog post-layo... |
| Description |
Cypress Synopsys Bolt-in Kit
From old datasheet system
|
| File Size |
35.19K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C372I
|
| OCR Text |
... are based on the IEEE-standard vhdl language. Cypress also actively supports third-party design tools from companies such as Synopsys, Mentor Graphics, Cadence, and Synario. Please refer to third-party tool support for further information.... |
| Description |
UltraLogic 64-Macrocell Flash CPLD(超逻辑4 宏单闪CPLD)
From old datasheet system
|
| File Size |
157.52K /
11 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL5432 QL5432_DS
|
| OCR Text |
...ing with a top-level Verilog or vhdl file, use a structural instantiation of this PCI32N block, instead of a graphical symbol. Figure 2: PCI Interface Symbol
4 * www.quicklogic.com *
* * *
*
(c) 2004 QuickLogic Corporation
QL54... |
| Description |
33 MHz/32-Bit PCI Master/Target with Embedded
Programmable Logic and Dual Port SRAM
From old datasheet system
|
| File Size |
716.33K /
27 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx, Inc.
XILINX INC
|
| Part No. |
XCR3064 DS036 XCR3064-12PC68I XCR3064-12PC84I XCR3064-10PC84C
|
| OCR Text |
... Synplicity), using text (ABEL, vhdl, Verilog) and/or schematic entry. Design verification uses industry standard simulators for functional and timing simulation. Development is supported on personal computer, Sparc, and HP platforms. Devic... |
| Description |
EE PLD, 10 ns, PQCC84
EE PLD, 12 ns, PQCC84
64 Macrocell CPLD(64瀹????????缂???昏??ㄤ欢)
EE PLD, 12 ns, PQCC68
From old datasheet system
Product Specification
|
| File Size |
111.78K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx
|
| Part No. |
XCR3128A DS035
|
| OCR Text |
... Synplicity), using text (ABEL, vhdl, Verilog) and/or schematic entry. Design verification uses industry standard simulators for functional and timing simulation. Development is supported on personal computer, Sparc, and HP platforms. Devic... |
| Description |
Product Specification
From old datasheet system
|
| File Size |
142.39K /
18 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
