| |
|
 |
Lineage Power
|
| Part No. |
OR4E2 OR4E6 OR4E4
|
| OCR Text |
... single-ended: gtl, gtl+, pecl, sstl3/2 (class i & ii), hstl (class i, iii, iv), zero-bus turn-around ( zbt* ), and double data rate (ddr). double-ended: ldvs, bused-lvds, lvpecl. customer defined: ability to substitute arbitrary stand... |
| Description |
Field-Programmable Gate Arrays(现场可编程门阵列)
|
| File Size |
1,338.61K /
132 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress Semiconductor Corp.
Cypress Semiconductor, Corp.
|
| Part No. |
CY39050Z208-83NTC CY3930V388-83NTC CY39050V484-83NTC CY39050V208-83NTC CY3930V676-83NTC CY3930V484-83NTC CY3930V256-83NTC CY3930Z208-83NTC CY39050V676-83NTC CY39030Z484-83NTC CY39050Z388-83NTC CY39030Z256-83NTC CY39050Z256-83NTC CY39050Z484-83NTC CY39030Z388-83NTC CY3930V484-125MGI CY39030Z484-125MBI CY39030Z484-125MGC CY39050V256-83NTC CY39050V484-125MGC CY3930V484-125MGC CY39030Z484-125MGI CY39050Z676-83NTC CY3930V208-83NTC CY39050V484-125MBC CY39050V388-83NTC CY39030Z676-83NTC CY39050V484-125MBI CY39030Z484-125MBC CY3930V208-83NI CY3930Z208-83NI CY39030Z676-233NTC CY39030Z676-200NTC CY39030Z676-200NTI CY39030Z676-233NTI CY39165Z676-200NTI CY39165Z676-233NTI CY39050V208-200MGI CY39050V208-200MGC CY39050Z208-125MGC CY39050V208-233MGC CY39050V208-233MGI CY39050V208-83MGC CY39050V208-83MGI CY39050V208-233BBC CY39050V208-233BBI CY39050V208-233BGC CY39050V208-233MBI CY39050V388-125BBC CY39050V208-233BGI CY39050V208-233MBC CY39050V208-233NC CY39050V388-125BBI CY39050V388-125BGC CY39050V388-125BGI CY39030Z388-233NI CY39050V388-233NI CY39050V484-233NI CY39030Z484-200MBI CY3930V388-233NI CY39030Z484-200MGI CY39050Z388-233NI CY39050Z676-233NI CY39030Z484-200MGC CY39030Z676-233NI CY39050Z48
|
| OCR Text |
...lvttl, 3.3v pci, sstl2 (i-ii), sstl3 (i-ii), hstl (i-iv), and gtl+ compatible with nobl?, zbt?, and qdr? srams programmable slew rate control on each i/o pin user-programmable bus hold capability on each i/o pin fully 3.3v pci-comp... |
| Description |
Evaluation Board for ADXL346 - 3-Axis, ±2 g/±4 g/±8 g/±16 g Ultralow Power Digital Accelerometer
50 MHz to 4.0 GHz RF/IF Gain Block; Package: 3-pin; Temperature Range: -40°C to 125°C
Triple Skew-Compensating Video Delay Line with Analog and Digital Control; Package: 32-LFCSP (5x5mm w/3.5mm exposed pad); Temperature Range: -40°C to 125°C
3-Axis, ±2 g/±4 g/±8 g/±16 g Ultralow Power Digital Accelerometer; Package: 16-LGA; Temperature Range: -40°C to 125°C
CPLDs at FPGA Densities CPLD器件在FPGA的密
CPLDs at FPGA Densities LOADABLE PLD, 8.5 ns, PBGA676
CPLDs at FPGA Densities LOADABLE PLD, 7.2 ns, PQFP208
CPLDs at FPGA Densities LOADABLE PLD, 7.2 ns, PBGA256
CPLDs at FPGA Densities LOADABLE PLD, 10 ns, PBGA388
CPLDs at FPGA Densities LOADABLE PLD, 15 ns, PQFP208
CPLDs at FPGA Densities LOADABLE PLD, 15 ns, PBGA256
CPLDs at FPGA Densities LOADABLE PLD, 15 ns, PBGA484
CPLDs at FPGA Densities LOADABLE PLD, 15 ns, PBGA676
CPLDs at FPGA Densities LOADABLE PLD, 10 ns, PBGA676
CPLDs at FPGA Densities LOADABLE PLD, 10 ns, PBGA256
|
| File Size |
1,243.04K /
86 Page |
View
it Online |
Download Datasheet |
| |
|
|
QuickLogic Corp.
|
| Part No. |
QL81SD
|
| OCR Text |
... , l vcmos , pci, g tl+, sstl2, sstl3, l vds , l vpecl r eference development kit the quicksd family's r eference development kit (rdk) allows system engineers to test their design in hardware while developing their system logic and softw... |
| Description |
QuickSD ESP Family Programmable High-Speed Serial Interface Devices(QuickSD ESP系列可编程高速串行接口器
|
| File Size |
111.55K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
Lattice Semiconductor
|
| Part No. |
ORSPI4-1F1156C ORSPI4-1F1156I ORSPI4-1FE1036C2 ORSPI4-1FE1036I ORSPI4-1FN1156C ORSPI4-1FN1156I ORSPI4-1FTE1036C ORSPI4-1FTE1036I ORSPI4-2F1156C ORSPI4-2F1156I ORSPI4-2FE1036C2 ORSPI4-2FE1036I ORSPI4-2FN1156C ORSPI4-2FN1156I ORSPI4-2FTE1036C ORSPI4-2FTE1036I ORSPI4-3F1156C ORSPI4-3FE1036C2 ORSPI4-3FN1156C ORSPI4-3FTE1036C
|
| OCR Text |
...LVTTL, LVCMOS, GTL, GTL+, PECL, sstl3/2, HSTL, ZBT, DDR, LVDS, bused-LVDS, and LVPECL 1036-pin ftSBGA package provides enough FPGA user I/Os (498) for 4 full-duplex XGMII interfaces, 4 full-duplex PL-3 interfaces, etc; a 40% smaller 1156-pi... |
| Description |
Dual SPI4 Interface and High-Speed SERDES FPSC
|
| File Size |
1,069.04K /
263 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
