| |
|
 |
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1339 7C1339
|
| OCR Text |
...t sequence is controlled by the adv input. A 2-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access. Byte write operations are qualifie... |
| Description |
128K x 32 Synchronous-Pipelined Cache RAM(128K x 32 同步流水线式高速缓冲存储器 RAM)
From old datasheet system
|
| File Size |
277.19K /
15 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Intel Corp
|
| Part No. |
N87C196KD20 N87C196KD 8XC196KD20 8XC196KD
|
| OCR Text |
...ddress data bus When the pin is adv it goes inactive high at the end of the bus cycle ALE adv is activated only during external memory accesses Read signal output to external memory RD is activated only during external memory reads Write an... |
| Description |
MICROCONTROLLER,16-BIT,8096 CPU,CMOS,LDCC,68PIN,PLASTIC
Commercial CHMOS Microcontroller
From old datasheet system
|
| File Size |
336.71K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
|
| Part No. |
KM736V799H-44
|
| OCR Text |
...d by the burst address advance( adv ) input. lbo pin is dc operated and determines burst sequence(linear or interleaved). zz pin controls power down state and reduces stand-by cur- rent regardless of clk. the km736v799 is fabricated using... |
| Description |
128K X 36 CACHE SRAM, 2.8 ns, PBGA119
|
| File Size |
469.20K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Intel Corp
|
| Part No. |
N87C196MC 80C196MC 8XC196MC
|
| OCR Text |
...(P0 0-P0 7 P1 0-P1 4) ANGND ALE adv(P5 0)
(Alphabetically Ordered) Function Analog inputs to the on-chip A D converter ACH0 - 7 share the input pins with P0 0-7 and ACH8 - 12 share pins with P1 0 - 4 If the A D is not used the port pins ... |
| Description |
MICROCONTROLLER,16-BIT,8096 CPU,CMOS,LDCC,84PIN,PLASTIC
Industrial Motor Control Microcontroller
From old datasheet system
|
| File Size |
267.41K /
22 Page |
View
it Online |
Download Datasheet |
| |
|
|
|
| Part No. |
KM736V799T-55 KM736V799T-50
|
| OCR Text |
...d by the burst address advance( adv ) input. lbo pin is dc operated and determines burst sequence(linear or interleaved). zz pin controls power down state and reduces stand-by cur- rent regardless of clk. the km736v799 is fabricated using... |
| Description |
128K X 36 CACHE SRAM, 3.1 ns, PQFP100
|
| File Size |
408.77K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY7C1360V25 CY7C1362V25 CY7C1364V25 7C1360V
|
| OCR Text |
...t sequence is controlled by the adv input. A 2-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access. Byte write operations are qualifie... |
| Description |
256K x 36/256K x 32/512K x 18 Pipelined SRAM
From old datasheet system
|
| File Size |
412.55K /
31 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
