| |
|
 |
PHILIPS
|
| Part No. |
UAA3536
|
| OCR Text |
...with image rejecting front end, Fractional N frequency synthesizers and a transmit offset loop with integrated filters. It provides a definitive advantage compared to Zero-if (Zif) solutions in terms of immunity to interference, RF developm... |
| Description |
Low-power GSM/GPRS/EDGE
triple-band Near-Zero if transceiver
|
| File Size |
299.50K /
4 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
MAXIM - Dallas Semiconductor MAXIM[Maxim Integrated Products]
|
| Part No. |
MAX7032 MAX7032ATJ
|
| OCR Text |
fractional-n PLL
General Description
The MAX7032 crystal-based, fractional-n transceiver is designed to transmit and receive ASK/OOK or FSK data in the 300MHz to 450MHz frequency range with data rates up to 33kbps (Manchester encoded) or ... |
| Description |
Low-Cost Crystal-Based Programmable ASK/FSK Transceiver with fractional-n PLL LOW-COST, CRYSTAL-BASED, PROGRAMMABLE, ASK/FSK TRANSCEIVER WITH fractional-n PLL
|
| File Size |
444.27K /
32 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
atmel
|
| Part No. |
ATA581X
|
| OCR Text |
...th Transmitter Uses Closed Loop fractional-n Synthesizer for FSK Modulation with a High PLL Bandwidth and an Excellent Isolation between PLL and PA Tolerances of XTAL Compensated by fractional-n Synthesizer with 800 Hz RF Resolution Integra... |
| Description |
|
| File Size |
856.31K /
90 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Maxim
|
| Part No. |
DS21Q55
|
| OCR Text |
... Programmable output clocks for fractional T1, E1, H0, and H12 applications Interleaving PCM bus operation 8-bit parallel control port, mu...N x 64kHz system backplane. The elastic stores also manage slip conditions (asynchronous interface).... |
| Description |
Quad T1/E1/J1 Transceiver
|
| File Size |
3,260.99K /
248 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
ICST[Integrated Circuit Systems]
|
| Part No. |
ICS527-04 ICS527R-04T ICS527R-04
|
| OCR Text |
...SOP (150 mil body) Synchronizes fractional clocks rising edges CMOS in to PECL out PECL in to PECL out Pin selectable dividers Zero input to...N G E S0 S1 VDD FBPECL FBPECL GND P E C L IN P E C L IN F0 F1 F2 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28... |
| Description |
Clock Slicer User Configurable PECL input Zero Delay Buffer
|
| File Size |
115.12K /
9 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Philips
|
| Part No. |
P89LPC912
|
| OCR Text |
...ce source. s Enhanced UART with fractional baudrate generator, break detect, framing error detection, automatic address detection and versat...N.V. 2003. All rights reserved.
Objective data
Rev. 01 -- 11 July 2003
2 of 55
Philips S... |
| Description |
8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM
|
| File Size |
239.30K /
55 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Philips
|
| Part No. |
P89LPC924P89LPC925
|
| OCR Text |
...ce source. s Enhanced UART with fractional baud rate generator, break detect, framing error detection, automatic address detection and versa...N.V. 2004. All rights reserved.
Product data
Rev. 02 -- 15 June 2004
2 of 46
Philips Sem... |
| Description |
IC,MICROCONTROLLER,8-BIT,8051 CPU,CMOS,TSSOP,20PIN,PLASTIC
|
| File Size |
192.85K /
46 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|