| |
|
 |
ICST[Integrated Circuit Systems]
|
| Part No. |
ICS2008B ICS2008BY-10 ICS200 ICS2008BEB ICS2008BEP ICS2008BV
|
| OCR Text |
...ming LTC data is sampled with a phaselocked clock and loaded into the receive buffer following the receipt of a valid LTC SYNC pattern. When a complete frame has been received, an interrupt is generated.
SMPTE SYNC Sources
A time code g... |
| Description |
From old datasheet system
SMPTE Time Code Receiver/Generator
|
| File Size |
282.84K /
21 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Linear
|
| Part No. |
LT1310 1310I
|
| OCR Text |
...rated in either free-running or phaselocked mode. A wide capture range of nearly 2:1 allows the free-running frequency to be set using standard 10% tolerance NP0 dielectric capacitors. The LT1310 is available in the tiny thermally enhanced ... |
| Description |
1.5A Boost DC/DC Converter with Phase-Locked Loop
From old datasheet system
|
| File Size |
117.33K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
MAXIM - Dallas Semiconductor
|
| Part No. |
MAX3881
|
| OCR Text |
...ice combines a fully integrated phaselocked loop (PLL), input amplifier, data retiming block, 16-bit demultiplexer, clock divider, and PECL output buffer (Figure 3). The PLL consists of a phase/frequency detector (PFD), a loop filter, and a... |
| Description |
From old datasheet system
" 3.3V, 2.488Gbps, SDH/SONET 1:16 Deserializer with Clock Recovery"
|
| File Size |
230.33K /
11 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
