| |
|
 |
Mitsubishi Electric Corporation
|
| Part No. |
M2V56D40ATP75A
|
| OCR Text |
... synchronous dram density 56: 256m bits interface v:lvttl, s:sstl_3, _2 memory style (dram) m 2 s 56 d 3 0 a tp ? 75a block ...word by word. dm to write mask latency is 0. [ dm control] dm function(bl=8,cl=2) command dqs dq d... |
| Description |
256M Double Data Rate Synchronous DRAM
|
| File Size |
820.09K /
37 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
http://
|
| Part No. |
TMS320DM6446ZWT
|
| OCR Text |
...ndependent interface (mii) with 256m-byte address space (1.8-v i/o) vlynq? interface (fpga interface) ? asynchronous16-bit wide emif (emifa...word (vliw) architecture developed by texas instruments (ti), making these dsp cores an excellent ch... |
| Description |
Digital Media System-on-Chip
|
| File Size |
1,944.81K /
231 Page |
View
it Online |
Download Datasheet |
| |
|
|
http://
|
| Part No. |
TMS320DM6467ZUT
|
| OCR Text |
...ry controller chip-selects with 256m-byte address space (1.8-v i/o) master/slave inter-integrated circuit (i 2 c ? asynchronous16-bit wide ...word (vliw) architecture developed by texas instruments (ti), making these dsp cores an excellent ch... |
| Description |
Digital Media System-on-Chip
|
| File Size |
2,841.09K /
340 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
