| |
|
 |
OKI[OKI electronic componets]
|
| Part No. |
MSM7662
|
| OCR Text |
... down by internal resistor). 0: double-speed input mode Data output 43 to 50 B[7] to B[0] O 1: normal input mode When a double-speed input m...SCAN, TEST[2:0], PLLSEL, CLKSEL, GAINS[2:0], INS[2:0]
DC Characteristics (Analog Unit)
(Ta = 0 t... |
| Description |
NTSC/PAL Digital Video Decoder
|
| File Size |
465.66K /
62 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Mitel Networks Corporat...
|
| Part No. |
MT90210
|
| OCR Text |
.../s ? provides a mechanism for a double buffer function to be implemented in external memory ? 24 serial i/o lines programmable in different ...scan applications ? fast access to st-bus, scsa, mvip, and h-mvip serial backplanes ? voice processi... |
| Description |
Multi-Rate Parallel Access Circuit
|
| File Size |
139.80K /
27 Page |
View
it Online |
Download Datasheet |
| |
|
|
STMicroelectronics N.V.
|
| Part No. |
MIP7365-450MI
|
| OCR Text |
...-precisio n operations and some double-precision operations o single cycle repeat rate for single-pr ecision combined mu ltiply-add operatio...scan test equipment must be able to drive jtrst* high to allow jtag boundary scan operation. 2. th... |
| Description |
64-BIT, 450 MHz, MICROPROCESSOR, PQFP216 26 X 26 MM, QFP-216
|
| File Size |
752.21K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
TOSHIBA[Toshiba Semiconductor]
|
| Part No. |
TA1276AN
|
| OCR Text |
...CTION IC FOR CTV (NORMAL SCAN / DOUBLE SCAN MODE)
TA1276AN provides Video, Chroma and Deflection (Sync, when double scan mode) circuit for a PAL / NTSC Color TV, and suitable for a high picture quality, large screen size, wide and / or dou... |
| Description |
TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC
|
| File Size |
1,035.99K /
86 Page |
View
it Online |
Download Datasheet |
| |
|
|
Hynix Semiconductor, Inc.
|
| Part No. |
HY5RS123235FP-2 HY5RS123235FP-16 HY5RS123235FP-11 HY5RS123235FP-12
|
| OCR Text |
... the hynix hy5rs123235 uses a double data rate architecture to achieve high-speed opreration. the double date rate architectu re is es...scan feature for connectivity test(refer to jedec std., not in this version of specifications)
r... |
| Description |
16M X 32 DDR DRAM, 0.25 ns, PBGA136 12 X 14 MM, LEAD FREE, FBGA-136
|
| File Size |
913.59K /
62 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
