| |
|
 |
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1353 7C1353
|
| OCR Text |
...the rising edge of CLK. Used in conjunction with CE2, and CE3 to select/deselect the device. Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE1 and CE3 to select/deselect the device. Chip Enabl... |
| Description |
256Kx18 Flow-Through SRAM with NoBL Architecture(B>NoBL结构56Kx18流通式 静态RAM)
From old datasheet system
|
| File Size |
180.62K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Sanyo
|
| Part No. |
LC66354B
|
| OCR Text |
...I/O in 8-bit units when used in conjunction with P50 to P53 * Output of 8-bit ROM data when used in conjunction with P50 to P53 * P-channel: pull-up MOS type * N-channel: intermediate sink current type (+15 V withstand voltage in OD) * Eith... |
| Description |
Four-bit Single-Chip Microcontrollers On-Chip 4 K/6 K/8 K-byte ROM
CMOS LSI
|
| File Size |
231.51K /
23 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink
|
| Part No. |
MT8940 118
|
| OCR Text |
...t (pulled internally to VSS) in conjunction with MS1 (pin 4) selects the major mode of operation for both DPLLs. (Refer to Tables 1 and 2). Clock 12.355 MHz input (TTL compatible) - Master clock input at 12.355 MHz 100ppm for DPLL #1. Mode ... |
| Description |
ISO-CMOS ST-BUS? FAMILY
From old datasheet system
|
| File Size |
492.69K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
SANYO[Sanyo Semicon Device]
|
| Part No. |
LA9250M
|
| OCR Text |
... setting TA amplifier output In conjunction with the TD and VR pins, used to form the tracking phase compensation circuit constant Tracking phase compensation setting Track jump signal amplitude setting Tracking control signal output No con... |
| Description |
CD Player Analog Signal Processor (ASP)
Monolithic Linear IC
|
| File Size |
149.96K /
17 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
