| |
|
 |
Motorola
|
| Part No. |
MPC8280ED MPC8280EC
|
| OCR Text |
... Supports single- and four-beat burst transfers -- 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller -- Supports d...pipeline SDRAM machine -- Byte selects for 64 bus width (60x) and byte selects for 32 bus width (loc... |
| Description |
Hardware Specifications
|
| File Size |
462.97K /
68 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Motorola
|
| Part No. |
MPC8280ED MPC8280EC
|
| OCR Text |
... Supports single- and four-beat burst transfers -- 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller -- Supports d...pipeline SDRAM machine -- Byte selects for 64 bus width (60x) and byte selects for 32 bus width (loc... |
| Description |
Hardware Specifications
|
| File Size |
482.57K /
68 Page |
View
it Online |
Download Datasheet |
| |
|
|
Hynix Semiconductor
|
| Part No. |
HY57V281620HCT-HI HY57V281620HCLT-8I
|
| OCR Text |
...ed by a single control command (Burst length of 1,2,4,8, or full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted... |
| Description |
SDRAM|4X2MX16|CMOS|TSOP|54PIN|PLASTIC
From old datasheet system
SDRAM,4X2MX16,CMOS,TSOP,54PIN,PLASTIC
|
| File Size |
139.21K /
11 Page |
View
it Online |
Download Datasheet |
| |
|
|
Hynix Semiconductor
|
| Part No. |
HY57V281620HCT-H HY57V281620HCLT-K
|
| OCR Text |
...ed by a single control command (Burst length of 1,2,4,8, or full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted... |
| Description |
SDRAM|4X2MX16|CMOS|TSOP|54PIN|PLASTIC
From old datasheet system
SDRAM,4X2MX16,CMOS,TSOP,54PIN,PLASTIC
|
| File Size |
175.36K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
HYNIX
|
| Part No. |
HY57V56162 HY57V561620CT HY57V561620CT-H
|
| OCR Text |
...ed by a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted ... |
| Description |
4 Banks x 4M x 16Bit Synchronous DRAM
16Mx16|3.3V|8K|6/K/H/8/P/S|SDRSDRAM-256M
|
| File Size |
146.66K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
