| |
|
 |
IDT
|
| Part No. |
IDT72T20108 IDT72T2098 IDT72T20128
|
| OCR Text |
sdr FIFO 20-BIT/10-BIT CONFIGURATION 32,768 x 20/65,536 x 10, 65,536 x 20/131,072 x 10 131,072 x 20/262,144 x 10, 262,144 x 20/524,288 x 10
...3.2ns access time Users selectable input port to output port data rates, 500Mb/s Data Rate -DDR to D... |
| Description |
2.5 VOLT HIGH-SPEED TeraSync? DDR/sdr FIFO 20-BIT/10-BIT CONFIGURATION
|
| File Size |
459.34K /
51 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Qualcore
|
| Part No. |
V7001
|
| OCR Text |
sdr-sdram supported transaction pipeline for maximum utilization of the mem- ory bus 3 request buffers for transaction pipeline supports cas latencies of 1, 2 and 3 4 or 8 beat burst transactions supported supports up to 4 chip se... |
| Description |
sdr-sdrAM Memory Controller
|
| File Size |
58.80K /
2 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|