| |
|
 |
Xilinx
|
| Part No. |
XCR5064 DS043
|
| OCR Text |
...rms can individually be con-
mc1 MC2 I/O mc16 16 16 ZIA mc1 MC2 I/O mc16 16 16 16 16 LOGIC BLOCK 36 36 LOGIC BLOCK 16 16 LOGIC BLOCK 36 36 LOGIC BLOCK
mc1 MC2 I/O mc16
mc1 MC2 I/O mc16
SP00439
Figure 1: Xilinx XPLA CPLD Archi... |
| Description |
Product Specification
From old datasheet system
|
| File Size |
250.17K /
14 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Xilinx
|
| Part No. |
XCR3320 DS033
|
| OCR Text |
...nto the GZIA (Figure 2).
MC0 mc1 I/O mc19 20 20 LOGIC BLOCK 36 36 LOGIC BLOCK
MC0 mc1 I/O mc19
LZIA MC0 mc1 I/O mc19 20 20 LOGIC BLOCK 36 36 LOGIC BLOCK MC0 mc1 I/O mc19
64
64
SP00656
Figure 2: Xilinx XPLA2 Fast Module
... |
| Description |
Product Specification
From old datasheet system
|
| File Size |
362.82K /
43 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx
|
| Part No. |
XCR5128C DS042
|
| OCR Text |
...ocks that are interconnected
mc1 MC2 I/O mc16 16 16 16 16 LOGIC BLOCK 36 36 LOGIC BLOCK
mc1 MC2 I/O mc16
mc1 MC2 I/O mc16 16 16 ZIA LOGIC BLOCK 36 36 LOGIC BLOCK 16 16 LOGIC BLOCK 36 36 LOGIC BLOCK
mc1 MC2 I/O mc16
mc1 MC2 I/... |
| Description |
with Enhanced Clocking
From old datasheet system
|
| File Size |
338.66K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Sunplus
|
| Part No. |
SPR1024A SPR1024APRE
|
| OCR Text |
...es. When BIF is chosen, MC0 and mc1 act as the Read/Write control signal and AD7 BIF processes these signals and generates chip enable ( CE ), 0 are the bi-directional Address/Data bus.
output enable ( OE ), write enable ( WE ) and FLASH... |
| Description |
128Kx8 BITS BUS FLASH
From old datasheet system
|
| File Size |
275.12K /
27 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
