| |
|
 |
Samsung Electronic
|
| Part No. |
K4S560832D
|
| OCR Text |
...e system clock. ? burst read single-bit write operation ? dqm for masking ? auto & self refresh ? 64ms refresh period (8k cycle) general description features functional block diagram 8m x 8bit x 4 banks synchronous dram order... |
| Description |
8M x 8Bit x 4 Banks Synchronous DRAM Data Sheet
|
| File Size |
110.90K /
11 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Integrated Device Technology, Inc.
|
| Part No. |
IDT72V211110PFI IDT72V2111L15PF
|
| OCR Text |
.../ 72v291 supersync fifos ? 10ns read/write cycle time (6.5ns access time) ? fixed, low first word data latency time ? 5v input tolerant ? auto power down minimizes standby power consumption ? master reset clears entire fifo ? partial reset ... |
| Description |
3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO 3.3伏高密度CMOS SUPERSYNC先进先出
|
| File Size |
244.66K /
27 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|