Part Number Hot Search : 
GRM188R F25L016A FC072NF0 PQ033DNA NL6448 AL128 D1701 MMBT2907
Product Description
Full Text Search
  piix4 Datasheet PDF File

For piix4 Found Datasheets File :: 113    Search Time::1.703ms    
Page :: | 1 | 2 | 3 | <4> | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |   

    ICS9250-18 ICS9250YF-18

Thomas
ICST[Integrated Circuit Systems]
Part No. ICS9250-18 ICS9250YF-18
OCR Text ...n. Read-Back will support Intel piix4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes....
Description DS3/E3/STS-1 Transformer 频率发生
BX Single Chip Clock, Supports 66.6 - 166.6MHz
Frequency Generator & Integrated Buffers for Celeron & PII/III⑩

File Size 401.66K  /  15 Page

View it Online

Download Datasheet





    ICS9250-19 ICS9250YF-19 ICS9250F-19

ICST[Integrated Circuit Systems]
Part No. ICS9250-19 ICS9250YF-19 ICS9250F-19
OCR Text ...n. Read-Back will support Intel piix4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes....
Description DS3/E3/STS-1 Transformer
Peripheral IC
16-Bit Edge-Triggered D-Type Fflip-Flops With 3-State Outputs 48-SSOP -40 to 85
Frequency Generator & Integrated Buffers for Celeron & PII/III⑩

File Size 560.28K  /  15 Page

View it Online

Download Datasheet

    ICS9250-23 ICS9250YF-23

Integrated Circuit Syst...
ICST[Integrated Circuit Systems]
Part No. ICS9250-23 ICS9250YF-23
OCR Text ...n. Read-Back will support Intel piix4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes....
Description Frequency Generator & Integrated Buffers for Celeron & PII/III?
Frequency Generator & Integrated Buffers for Celeron & PII/III⑩
DS3/E3/STS-1 Dual Transformer

File Size 400.81K  /  15 Page

View it Online

Download Datasheet

    ICS9250-26 ICS9250YF-26-T ICS9250YF-26LF-T

Integrated Device Technology, Inc.
ICST[Integrated Circuit Systems]
Part No. ICS9250-26 ICS9250YF-26-T ICS9250YF-26LF-T
OCR Text ...n. Read-Back will support Intel piix4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes....
Description 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 0.300 INCH, SSOP-56
Frequency Generator & Integrated Buffers for Celeron & PII/III⑩

File Size 221.30K  /  15 Page

View it Online

Download Datasheet

    ICS9250-32 ICS9250YF-32-T ICS9250YF-32LF

Integrated Circuit Syst...
ICST[Integrated Circuit Systems]
TOKO, Inc.
Part No. ICS9250-32 ICS9250YF-32-T ICS9250YF-32LF
OCR Text ...n. Read-Back will support Intel piix4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes....
Description Frequency Generator & Integrated Buffers for PII/III?
Integrated Circuit Systems
Frequency Generator & Integrated Buffers for PII/III⑩
66 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 0.300 INCH, SSOP-56

File Size 445.29K  /  11 Page

View it Online

Download Datasheet

    ICS9148-111 ICS9148YF-111 AV9148F-111

ICST[Integrated Circuit Systems]
Part No. ICS9148-111 ICS9148YF-111 AV9148F-111
OCR Text ...n. Read-Back will support Intel piix4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes....
Description Frequency generator and integrated buffers for Pentium/PRO
Frequency Generator & Integrated Buffers for PENTIUM/ProTM

File Size 541.97K  /  18 Page

View it Online

Download Datasheet

    ICS9148-11 ICS9148F-11

ICST[Integrated Circuit Systems]
Part No. ICS9148-11 ICS9148F-11
OCR Text ... it does not meet the Intel SMB piix4 protocol. Clock Generator Address (7 bits) A(6:0) & R/W# D3(H) C. D. E. F. ACK Byte 0 ACK Byte 1 ACK Byte 0, 1, 2, etc in sequence until STOP. The data transfer rate supported ...
Description CK30 2 Chip Solution Main Clock for LX, Supports 60 - 66.6MHz, For Audio, use inconjunction with: 9169-36.
Frequency Generator & Integrated Buffers for PENTIUMTM

File Size 528.49K  /  14 Page

View it Online

Download Datasheet

    ICS9148-17 ICS9148YF-17-T ICS9148YF-17LF-T

Integrated Device Technology, Inc.
ICST[Integrated Circuit Systems]
Part No. ICS9148-17 ICS9148YF-17-T ICS9148YF-17LF-T
OCR Text ...n. Read-Back will support Intel piix4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes....
Description Frequency Generator & Integrated Buffers for PENTIUM/ProTM 频率发生
100.2 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 0.300 INCH, SSOP-48
Frequency Generator & Integrated Buffers for PENTIUM/ProTM
Single Chip, SIS 5592/95 100MHz System Clock with AGP Clocks

File Size 464.64K  /  15 Page

View it Online

Download Datasheet

    ICS9148-26 ICS9148F-26

ICST[Integrated Circuit Systems]
Part No. ICS9148-26 ICS9148F-26
OCR Text ...e) Read-Back will support Intel piix4 "Block-Read" protocol, with a "Byte count" following the address with R/W#=1, then proceding to Byte 0, 1, 2, ...until STOP. Clock Generator Address (7 bits) Byte Count Readback A(6:0) & R/W# D3(H) ...
Description High-Performance Impact-X<TM> PAL(R) Circuits 24-PDIP 0 to 75
Frequency Generator & Integrated Buffers for PENTIUM/ProTM
BX Main Clock, Single Chip, Supports 50 - 133MHz

File Size 481.69K  /  17 Page

View it Online

Download Datasheet

    ICS9148-36 ICS9148YF-36 ICS9148YF-36LF

Integrated Circuit Syst...
Integrated Device Technology, Inc.
ICST[Integrated Circuit Systems]
Part No. ICS9148-36 ICS9148YF-36 ICS9148YF-36LF
OCR Text ...n. Read-Back will support Intel piix4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes....
Description High-Performance Impact-X&lt;TM&gt; PAL&lt;R&gt; Circuits 24-PDIP 0 to 75 频率发生
100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 0.300 INCH, SSOP-48
High-Performance Impact-X<TM> PAL<R> Circuits 24-PDIP 0 to 75
Frequency Generator & Integrated Buffers for PENTIUM/ProTM
Single Chip, 100MHz Aladdin V System Clock with 3 AGP Clocks
Integrated Circuit Systems

File Size 536.55K  /  16 Page

View it Online

Download Datasheet

For piix4 Found Datasheets File :: 113    Search Time::1.703ms    
Page :: | 1 | 2 | 3 | <4> | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |   

▲Up To Search▲

 




Price and Availability




 
Price & Availability of piix4

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X
0.11085104942322