| |
|
 |
Agilent (Hewlett-Packard)
|
| Part No. |
HFBR-57E0AL HFBR-57E0AP HFBR-57E0L HFBR-57E0P
|
| OCR Text |
... with the host board EMI shield mitigating potential damage due to Electro-Static Discharge (ESD). The 3-stage pin contact sequencing involves (1) Ground, (2) Power, and then (3) Signal pins, making contact with the host board surface mount... |
| Description |
HFBR-57E0AL · 125/155 MBd Multi Mode SFP Transceiver with Tx-Disable feature, Standard de-latch, -40C to 85C
HFBR-57E0AP · 125/155 MBd Multi Mode SFP Transceiver with Tx-Disable feature, Bail de-latch, -40C to 85C
HFBR-57E0L · 125/155 MBd Multi Mode SFP Transceiver with Tx-Disable feature, Standard de-latch, 0C to 70C
HFBR-57E0P · 125/155 MBd Multi Mode SFP Transceiver with Tx-Disable feature, Bail de-latch, 0C to 70C
|
| File Size |
599.49K /
17 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Agilent (Hewlett-Packard)
|
| Part No. |
HFBR-5720ALP
|
| OCR Text |
... with the host board EMI shield mitigating potential damage due to Electro-Static Discharge (ESD). The 3-stage pin contact sequencing involves (1) Ground, (2) Power, and then (3) Signal pins, making contact with the host board surface mount... |
| Description |
HFBR-5720ALP · 2.125/1.0625 GBd MMF SFP Transceiver for Fibre Channel: Ext Temp & Voltage, Bail-wire delatch
HFBR-5720AL · 2.125/1.0625 GBd MMF SFP Transceiver for Fibre Channel: Ext Temp & Voltage, Standard delatch
|
| File Size |
248.24K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Agilent (Hewlett-Packard)
|
| Part No. |
HFBR-5730LP HFBR-5730L
|
| OCR Text |
... with the host board EMI shield mitigating potential damage due to Electro-Static Discharge (ESD). The 3-stage pin contact sequencing involves (1) Ground, (2) Power, and then (3) Signal
pins, making contact with the host board surface mo... |
| Description |
HFBR-5730L · 1.0625 GBd MMF Small Form Factor Pluggable (SFP) Transceiver for Fibre Channel: Standard delatch
HFBR-5730LP · 1.0625 GBd MMF Small Form Factor Pluggable (SFP) Transceiver for Fibre Channel: Bail-wire delatch
|
| File Size |
265.52K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
NEC Corp.
|
| Part No. |
UPD168111MA-6A5
|
| OCR Text |
...tly controlled by the CPU while mitigating the load of the CPU. To realize the microstep driving mode, the driver internally realizes the following functions. * Detecting the current flowing into each channel as a voltage value by a sense r... |
| Description |
MICROSTEP DRIVER FOR DRIVING CAMERA LENS
|
| File Size |
239.89K /
39 Page |
View
it Online |
Download Datasheet |
| |
|
|
RMI
|
| Part No. |
XLR700
|
| OCR Text |
...ted hardware threads capable of mitigating latency, improving computational efficiency and throughput. Each core has the equivalent throughput of four single threaded CPUs. These are just several of the many advanced technologies found in t... |
| Description |
Processor Series
|
| File Size |
252.53K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
Linear Technology Corporation
|
| Part No. |
555L18
|
| OCR Text |
...imits inrush current at turnon, mitigating start-up problems that may result when the input is supplied by another low-power DC/DC converter. Battery life is maximized by 32A operating current, and 1A shutdown current. Board area is minimiz... |
| Description |
SIM Power Supply and Level Translator
|
| File Size |
140.73K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
NEC Corp.
|
| Part No. |
UPD98409GN-LMU
|
| OCR Text |
...g ? mpeg packet transfer engine mitigating the workload of compressed image data transfer by cpu ? receive fifo of 12 cells ? phy device i/f: utopia level-1 interface (octet/cell level handshake) ? jtag boundary scan test functions ? 0.35- ... |
| Description |
ATM LIGHT SAR CONTROLLER
|
| File Size |
400.94K /
36 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor Corp.
Cypress Semiconductor, Corp.
|
| Part No. |
CY23020LFI-3T
|
| OCR Text |
...hile simultaneously reducing or mitigating the time delay associated with passing the clock through a buffering device. in many cases the output clock is adjusted, in phase, to occur later or more often before the device?s input clock to co... |
| Description |
10-output, 400-MHz LVPECL Zero Delay Buffer 23020 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC48
|
| File Size |
109.87K /
9 Page |
View
it Online |
Download Datasheet |
|
For
mitigating Found Datasheets File :: 84 Search Time::2.468ms
Page :: | 1 | 2 | 3 | <4> | 5 | 6 | 7 | 8 | 9 | |
▲Up To
Search▲ |
|
Price and Availability
|
