| |
|
 |
Micron Technology, Inc.
|
| Part No. |
MT6V16M16 MT6V16M18
|
| OCR Text |
... bandwidth capability control bus with separate row (3-bit) and column (5-bit) buses for easier command scheduling programmable output d...oriented, dynamic random- access memory containing 268,435,456, bits. the mt6v16m16 is internally co... |
| Description |
512K x 16 x 32 banks RDRAM(512K x 16 x 32同步动态RAM) 512K x 18 x 32 banks RDRAM(512K x 18 x 32同步动态RAM)
|
| File Size |
79.89K /
4 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Intersil
|
| Part No. |
HSP45240
|
| OCR Text |
...erface text). d0-6 i 11-17 data bus: data bus for processor interface. oeh i 28 output enable high: this asynchronous input is used to enabl...oriented address gener- ator. this means that the desired address sequence is sub- divided into one ... |
| Description |
Address Sequencer, 50MHz
|
| File Size |
213.14K /
13 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
IDT[Integrated Device Technology]
|
| Part No. |
IDT82V2108PX IDT82V2108 IDT82V2108BB
|
| OCR Text |
...(R) STbus, AT&T(R) CHI and MVIP bus, supporting data rates of 1.544 / 2.048 / 8.192Mb/s; up to four links can be byte interleaved on one sys...Oriented Message generator / detector Supports polled or interrupt driven processing for all events ... |
| Description |
T1 / E1 / J1 OCTAL FRAMER
|
| File Size |
1,175.18K /
272 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Motorola
|
| Part No. |
MC145488
|
| OCR Text |
...compatible with 68000 and 80186 bus structures. NOTE This document is a summary of principal features and operation of the DDLC. Please refe...Oriented Protocol Controllers Support HDLC, SDLC, CCITT X.25, CCITT Q.921 (LAPD), and V.120 at Basic... |
| Description |
Dual Data Link Controller
|
| File Size |
108.19K /
11 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|