| |
|
 |
ST Microelectronics
|
| Part No. |
74ACT32701LB 74ACT32701LBR
|
| OCR Text |
...bit d-type latch and 16 bit bus transceiver with 3-state output non inverting fabricated with sub-micron silicon gate and double-layer metal wiring c 2 mos tecnology. both functions can be used as 16 bit or dual octal devices, so the 16 bi... |
| Description |
16-BIT D-TYPE latch PLUS 16-BIT BUS BUFFER WITH 3-STATE OUTPUT (NON INVERTED)
|
| File Size |
212.75K /
8 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Intersil
|
| Part No. |
80C86/883
|
| OCR Text |
... that desires to use a data bus transceiver. it is used to control the direction of data flow through the transceiver. logically, dt/r is e...latch the addresses. this configuration of the minimum mode provides the standard demultiplexed bus ... |
| Description |
Microprocessor, 16 Bit, CMOS, 883 Compliant, Process Speed 8MHz
Microprocessor, 16 Bit, CMOS, Process Speed 5 and 8MHz
|
| File Size |
453.07K /
36 Page |
View
it Online |
Download Datasheet |
| |
|
|
Philips
|
| Part No. |
FBL2033
|
| OCR Text |
transceiver product specification 1999 apr 15 integrated circuits ic23 data handbook
philips semiconductors product specification fbl2033 ...latch. when configured in the buffer mode, the inverse of the input data appears at the output port.... |
| Description |
3.3 V BTL latched/registered/pass-thru universal transceiver
|
| File Size |
107.42K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
Pericom Semiconductor, Corp.
|
| Part No. |
PI74AVC16501K
|
| OCR Text |
...4avc+16501 18-bit universal bus transceiver with 3-state outputs logic block diagram product description pericom semiconductor?s pi74avc+ se...latch enable (leab and leba), and clock (clkab and clkba) inputs. for a-to-b data flow, the device... |
| Description |
18-Bit Bus transceiver 18位总线收发
|
| File Size |
511.59K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
Pericom Semiconductor, Corp.
|
| Part No. |
PI74AVC16501KX
|
| OCR Text |
...vc + 16501 18-bit universal bus transceiver with 3-state outputs logic block diagram product description pericom semiconductor?s pi74avc + s...latch enable (leab and leba), and clock (clkab and clkba) inputs. for a-to-b data flow, the device... |
| Description |
AVC SERIES, 18-BIT REGISTERED transceiver, TRUE OUTPUT, PDSO56 0.173 INCH, PLASTIC, TVSOP-56
|
| File Size |
601.96K /
9 Page |
View
it Online |
Download Datasheet |
| |
|
|
NXP Semiconductors N.V.
|
| Part No. |
AV16600DGG AV16600DL-T AV16600DGG-T
|
| OCR Text |
transceiver (3-state) product specification replaces data of 1997 may 12 ic23 data handbook 1998 feb 13 integrated circuits
philips semico...latch-up protection exceeds 500ma per jedec jc40.2 std 17 ? esd protection exceeds 2000v per mil std... |
| Description |
Dual 12-Bit CMOS DAC with Parallel Load Input Structure; Package: SOIC - Wide; No of Pins: 24; Temperature Range: Commercial ALVT SERIES, 18-BIT REGISTERED transceiver, TRUE OUTPUT, PDSO56
|
| File Size |
103.81K /
14 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
