| |
|
 |
Integrated Device Techn...
|
| Part No. |
8P34S2106
|
| OCR Text |
...ymbol parameter test conditions minimum typical maximum units c in input capacitance 2 pf r pulldown input pull-down resistor 51 k ? r pullu...skew [d], [e] 20 40 ps t sk(b) output bank skew [e], [f] 10 25 ps t sk(p) pulse skew [g] f ref ... |
| Description |
Dual 1:6 LVDS Output 1.8V Fanout Buffer
|
| File Size |
417.29K /
20 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Integrated Device Techn...
|
| Part No. |
IDT8P34S1208I
|
| OCR Text |
...mbol parameter test conditio ns minimum typical maximum units c in input capacitance 2 pf r pulldown input pulldown resistor 51 k ? r pullup...skew note 3. note 4. 3. defined as skew between outputs at the sa me supply voltage and with equ... |
| Description |
Eight low skew, low additive jitter LVDS output pairs
|
| File Size |
333.06K /
18 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Integrated Device Techn...
|
| Part No. |
8P34S2108NLGI 8P34S2108NLGI8
|
| OCR Text |
...ymbol parameter test conditions minimum typical maximum units c in input capacitance 2 pf r pulldown input pull-down resistor 51 k ? r pullu...skew [d], [e] 20 40 ps t sk(b) output bank skew [e], [f] 10 25 ps t sk(p) pulse skew [g] f ref ... |
| Description |
Dual 1:8 LVDS Output 1.8V Fanout Buffer
|
| File Size |
538.23K /
20 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|