| |
|
 |
Macronix 旺宏
|
| Part No. |
MX23L6430 23L6430
|
| OCR Text |
...SSQ Q17 Q2 VCCQ Q18 Q3 VSSQ Q19 MR VCC DQM NC CAS RAS CS WORD A12 A11 A10 A0 A1 A2 NC VCC NC Q4 VSSQ Q20 Q5 VCCQ Q21 Q6 VSSQ Q22 Q7 VCCQ Q23...read operation No Connection
REV. 1.1, FEB. 09, 1999
Name System Clock Chip Select
RAS CAS MR... |
| Description |
64M-Bit Synchronous Mask ROM From old datasheet system
|
| File Size |
145.89K /
21 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Matsshita / Panasonic
|
| Part No. |
AN5279
|
| OCR Text |
...ymbol ICQ VNO GV THD PO1 PO2 RR MR VMUTE
Conditions VIN = 0 mV No input, Rg = 10 k VIN = 57 mV VIN = 57 mV VCC = 19 V, THD = 10 % VCC = 2...read the following notes before using the datasheets
A. These materials are intended as a reference... |
| Description |
ICs for TV From old datasheet system
|
| File Size |
71.78K /
8 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Cypress
|
| Part No. |
CY7C409A CY7C408A 7C408_9A
|
| OCR Text |
... 19 11 18 12 17 13 16 15 14 VCC MR SO OR DO0 DO1 GND DO2 DO3 DO4 DO5 DO6 DO7 OE (7C408A) DO8 (7C409A) C408A-3 C408A-1 SI IR HF AFE V CC MR S...READ MULTIPLEXER MR MASTER RESET READ POINTER OUTPUT CONTROL LOGIC
DI 2 DI 3 DO 8 (7C409A) DI 4 D... |
| Description |
64 x 9 Cascadable FIFO 64 x 8 Cascadable FIFO From old datasheet system
|
| File Size |
279.39K /
16 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Philips
|
| Part No. |
SC16C750 SC16C750-02
|
| OCR Text |
...C 27 DTR 28 NC 29 OUT1 30 NC 31 MR 32
49 NC 48 D4 47 NC 46 D3 45 D2 44 NC 43 D1 42 D0 41 NC 40 VCC 39 NC 38 RI 37 NC 36 DCD 35 DSR 34 NC ...read and write operations to select the UART register to read from or write to. Refer to Table 3 for... |
| Description |
Universal Asynchronous Receiver/Transmitter (UART) From old datasheet system
|
| File Size |
191.86K /
45 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
PHILIPS[Philips Semiconductors]
|
| Part No. |
ACH16823DL ACH16823DGG
|
| OCR Text |
...ble (OE) input, a Master reset (MR) input and a clock-enable( CE) input are provided for each total 9-bit section. With the clock-enable (CE...read data OPERATING MODES
H X X X X Z HIGH voltage level HIGH voltage level one set-up time prior... |
| Description |
18-bit bus-interface D-type flip-flop with reset and enable 3-State
|
| File Size |
103.36K /
12 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|