| |
|
 |
Intersil, Corp.
|
| Part No. |
MR82C52
|
| OCR Text |
...two ix clock cycles in order to initialize and drive the 82c52 circuits to an idle mode until proper programming can be done. a high on rst causes the following events to occur ? resets the internal baud rate generator (brg) circuit clock c... |
| Description |
RECT BRIDGE 15A 50V WIRE LEADS CMOS串行控制器接
|
| File Size |
258.83K /
19 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Fujitsu Microelectronics
|
| Part No. |
MB86967 MB86967PFV
|
| OCR Text |
... must be kept high for 20 ms to initialize the i/o card. 83 ce2 96 oe output enable iu this pin is used to control the output of read data from attribute memory space. 95 we write enable iu this pin is used to control a write operation to... |
| Description |
LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces
|
| File Size |
639.85K /
129 Page |
View
it Online |
Download Datasheet |
| |
|
|
Maxim Integrated Products, Inc.
|
| Part No. |
MAX5109EEE-T
|
| OCR Text |
...ut states, allowing the dacs to initialize to specified con- figurations at power-up. precision on-chip output buffers swing rail-to-rail, and provide 8? settling time. the i 2 c-compatible, 2-wire serial interface allows for a maximum cloc... |
| Description |
Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface SERIAL INPUT LOADING, 8 us SETTLING TIME, 8-BIT DAC, PDSO16
|
| File Size |
411.61K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Analog Devices, Inc.
|
| Part No. |
DS1065T-66
|
| OCR Text |
...es, first a conventional por to initialize all on-chip circuitry, followed by a stabilization period to allow the oscillator to reach a stable frequency before enabling the output: 1. initialize internal circuitry. 2. enable internal os... |
| Description |
IC-OSC/DIVIDER IC-OSC/DIVIDER
|
| File Size |
209.13K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
Davicom Semiconductor
|
| Part No. |
DM9801
|
| OCR Text |
...f four, 64-byte, sprom pages to initialize the dm9801 management registers. master mode must be selected using the smode i nput. 83 txd2 or si i transmit data bit 2 (mii mode, intfsel = 0): transmit data input pin, bit 2, for nibble data fr... |
| Description |
1M Home Phoneline Network Physical Layer Single Chip Transceiver
|
| File Size |
541.55K /
61 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
