| |
|
 |
ALTERA[Altera Corporation]
|
| Part No. |
EPM7128A EPM7512AE EPM7128AETC144-7 EPM7512AEBC256-12 MAX7000AE EPM7032AE EPM7064AE EPM7128AE EPM7256AE MAX7000A EPM7256AET EPM7512AEQC208-10 EPM7064AETC44-7 EPM7256AETC144-10
|
| OCR Text |
...ools from manufacturers such as cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and VeriBest Programming support with Altera's Master Programming Unit (MPU), MasterBlasterTM serial/universal serial bus (USB) communica... |
| Description |
Programmable Logic , 512 Macrocells, 32 Logic Array Blocks, 176 I/o Pins, 10ns
Programmable Logic , 256 Macrocells, 16 Logic Array Blocks, 120 I/o Pins, 10ns
Programmable Logic Device
|
| File Size |
431.46K /
60 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
STMICROELECTRONICS[STMicroelectronics]
|
| Part No. |
START450 7549 START450TR
|
| OCR Text |
...O MENTOR (any version), SPECTRE cadence (any version), ADS (version 2001 only). Table A (Spice Parameters extracted in saturation region) RW
2.594
Vjj
0.769
ENP
2.45
VRP
{4.64*((TEMPER+273.15)/300.15)^(1.5)}
RP
1.00E-6 3/7
... |
| Description |
NPN Silicon RF Transistor
From old datasheet system
|
| File Size |
69.25K /
7 Page |
View
it Online |
Download Datasheet |
| |
|
|
List of Unclassifed Manufacturers
ETC
QuickLogic Corp.
|
| Part No. |
QL2003 QL2003_DS QL2003-0PF100C QL2003-0PF100I QL2003-0PF144C QL2003-0PF144I QL2003-0PL84I QL2003-1PF100I QL2003-1PL84C QL2003-2PF144C QL2003-2PL84C QL2003-2PL84I QL2003-XPF144I QL2003-XPL84C QL2003-1PF100C QL2003-1PF144I QL2003-1PL84I QL2003-2PF100I QL2003-XPF100C QL2003-0PL84C QL2003-XPF144C QL2003-1PF144C QL2003-2PF100C QL2003-2PF144I QL2003-XPF100I QL2003-XPL84I
|
| OCR Text |
... solution for designers who use cadence, Mentor, Synopsys, Viewlogic, Veribest, or other thirdparty tools for design entry, synthesis, or simulation. FEATURES
Total of 118 I/O Pins
- 110 bidirectional input/output pins, PCI-compliant at... |
| Description |
3.3V and 5.0V pASIC2 FPGA combining speed, density, low cost and flexibility.
3.3V and 5.0V pASICò 2 FPGA
From old datasheet system
3.3V AND 5.0V PASIC-R 2 FPGA COMBINING SPEED, DENSITY, LOW COST AND FLEXIBILITY
3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility(高速，高可用密度，低成本、可适应性强.3V.0V pASIC 2系列场可编程逻辑器件)
FPGA, 192 CLBS, 5000 GATES, 200 MHz, PQCC84
|
| File Size |
329.53K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
MITEL[Mitel Networks Corporation]
|
| Part No. |
MT90812AP MT90812AL MT90812
|
| OCR Text |
...channels Supervisory signalling cadence detection capability HDLC resource allocator D-channel buffering of message information C-channel access for control and status registers Provides both variable and constant delay modes Parallel micro... |
| Description |
Integrated Digital Switch (IDX)
|
| File Size |
334.75K /
105 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
