| |
|
 |
Fairchild
|
| Part No. |
74VCXH162374.PDF 74VCXH162374
|
| OCR Text |
...lows applies to each byte. Each flipflop will store the state of their individual I inputs that meet the setup and hold time requirements on the LOW-to-HIGH clock (CPn) transition. With the Output Enable (OEn) LOW, the contents of the flip-... |
| Description |
Low Voltage 16-Bit D-Type Flip-Flop with Bushold From old datasheet system
|
| File Size |
73.55K /
7 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
IDT
|
| Part No. |
IDT74LVC162374A 74LVC162374A_DS_37074
|
| OCR Text |
...OS 16-BIT EDGE-TRIGGERED D-TYPE flipflop WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O
* Typical tSK(o) (Output Skew) < 250ps * ESD > 2000V per...clock (CLK) controls are organized to operate each device as two 8-bit registers or one 16-bit regis... |
| Description |
From old datasheet system 3.3V CMOS 16-BIT EDGE-TRIGGERED D-TYPE flipflop
|
| File Size |
64.00K /
6 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|