| |
|
 |
Integrated Device Technology, Inc.
|
| Part No. |
IDT7008
|
| OCR Text |
...t semaphore logic ce 0l oe l r/ w l a 15l a 0l i/o 0-7l sem l int l (2) busy l (1,2) r/ w l ce 0l oe l i/o control address decoder oe r r/ w...master/slave select when cascading more than one device m/ s = v ih for busy output flag on mas... |
| Description |
64K x 8 Dual-Port RAM
|
| File Size |
241.15K /
20 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
MAXIM INTEGRATED PRODUCTS INC
|
| Part No. |
MAX7358EUG
|
| OCR Text |
...............................13?/w 24-pin tqfn................................................................3.0?/w junction-to-ambient thermal resistance ( ja ) (note 1) 24-pin tssop........................................................... |
| Description |
1-to-8 I²C Bus Switches/Multiplexers with Bus Lock-up Detection, Isolation, and Notification; Package: TSSOP, 24 pin ; Temperature Range: -40°C to 85°C
|
| File Size |
204.99K /
22 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
IDT723656
|
| OCR Text |
...nter status flag logic clka csa w/ r a ena mba loop port-a control logic fifo1, mail1 reset logic mrs1 mail 2 register mbf2 wenc port-c co...master reset and partial reset. master reset initializes the read and write pointers to the first l... |
| Description |
2K x 36 x 2 Triple-Bus FIFO, 5.0V
|
| File Size |
335.95K /
39 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
IDT723663
|
| OCR Text |
...r mail 2 register mbf2 clkb csb w /rb enb mbb be bm size port-b control logic 13 5610 drw01 input register ram array 2,048 x 36 4,096 x 36 8...master reset of the fifo. if interspersed parity is selected then during parallel programming of the... |
| Description |
4K x 36 SyncFIFO, 5.0V
|
| File Size |
294.36K /
29 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
IDT723644
|
| OCR Text |
...nter status flag logic clka csa w/ r a ena mba port-a control logic fifo1, mail1 reset logic mrs1 mail 2 register mbf2 clkb csb w /rb enb mb...master reset and partial reset. master reset initializes the read and write pointers to the first lo... |
| Description |
256 x 36 x 2 SyncBiFIFO, 5.0V
|
| File Size |
518.41K /
35 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
