| |
|
 |
IDT[Integrated Device Technology]
|
| Part No. |
IDT7202LA IDT7201LA 7200-7202_DS IDT7200L IDT7202
|
| OCR Text |
...or checking. It also features a retransmit (RT) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW to allow for retransmission from the beginning of data. A Half-Full Flag is available in the ... |
| Description |
CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
From old datasheet system
|
| File Size |
131.90K /
14 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IDT
|
| Part No. |
IDT723654 723654_DS_31541
|
| OCR Text |
...mat for word and byte bus sizes retransmit Capability Master Reset clears data and configures FIFO, Partial Reset clears data but retains configuration settings Mailbox bypass registers for each FIFO Free-running CLKA and CLKB may be asynch... |
| Description |
CMOS SyncBiFIFO?
From old datasheet system
|
| File Size |
367.86K /
37 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT72V3641 IDT72V3651 72V3631_DS_46855
|
| OCR Text |
...t A to Port B Synchronous read retransmit capability Mailbox register in each direction Programmable Almost-Full and Almost-Empty flags Microprocessor interface control logic Input Ready (IR) and Almost-Full (AF) flags synchronized by ... |
| Description |
3.3 VOLT CMOS SyncFIFO?
From old datasheet system
|
| File Size |
173.40K /
21 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT72V3654 IDT72V3664 72V3654_DS_43492
|
| OCR Text |
...mat for word and byte bus sizes retransmit Capability Master Reset clears data and configures FIFO, Partial Reset clears data but retains configuration settings Mailbox bypass registers for each FIFO Free-running CLKA and CLKB may be asynch... |
| Description |
3.3 VOLT CMOS SyncBiFIFO?
From old datasheet system
|
| File Size |
596.80K /
37 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
