mid-level pdf Datasheet P11 Full Text Search --- IC-ON-LINE


	Part Number	Hot Search : 80LVCR2 IDT74 MAX5075A SEL2413G RC288DPI 2N7000A ZTB216D UFS120J
	Product Description
	Full Text Search

mid-level Datasheet PDF File

For mid-level Found Datasheets File :: 3390 Search Time::0.985ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | <11> | 12 | 13 | 14 | 15 |


Part No.	5962F0521401QXA 5962F0521401QXX
OCR Text	... 1 powered down not applicable mid normal operation 2 high normal operation 1 table 3: output divider settings - bank 3 ( k-factor ) 3f(1:...level, bank-specific, nf[1:0] pins. table 6: calculating output frequency settings configuration ou...
Description	200 MHz, OTHER CLOCK GENERATOR, CDFP48
File Size	175.85K / 22 Page	View it Online	Download Datasheet

				Sanyo Semicon Device
Part No.	EN6235A
OCR Text	...p1 to p4 i o = 1ma 0.9 v v mid 1 com1 to com4 1/2 bias, i o = 100 a 1/2v lcd -0.9 1/2v lcd +0.9 v mid 2 s1 to s22 1/3 bias, i o...level voltage * 1 v mid 5 com1 to com4 1/3 bias, i o = 100 a 1/3v lcd -0.9 1/3v lcd +0.9 ...
Description	1/4-Duty General-Purpose LCD Display Driver
File Size	203.47K / 15 Page	View it Online	Download Datasheet

				Sanyo Semicon Device
Part No.	LC75808W
OCR Text	...ol 5 do: i o =1ma 0.1 0.5 v v mid 1 s1 to s60: i o = 20 a 2/4(v lcd 0 -v lcd 4) -0.6 2/4(v lcd 0 -v lcd 4) +0.6 v mid 2 com1 to com...level voltage *2 v mid 3 com1 to com10: i o = 100 a 1/4(v lcd 0 -v lcd 4) -0.6 1/4(v lcd 0 -...
Description	LCD Display Driver with Key Input Function
File Size	230.89K / 38 Page	View it Online	Download Datasheet

				Cypress Semiconductor
Part No.	CY7B9930V CY7B9930V-2AC CY7B9930V-2AI CY7B9930V-5AC CY7B9930V-5AI CY7B9940V CY7B9940V-2AC CY7B9940V-2AI CY7B9940V-5AC CY7B9940V-5AI
OCR Text	...ble to "HOLD-OFF" mode. When in MID, the device will enter factory test mode. Clock Feedback Output: This pair of clock outputs is intended ...level Input 3-level Input LVTTL LOCK Output_Mode Output LVTTL Input 3-Level Input QFA[0:1] ...
Description	High-Speed Multi-Frequency PLL Clock Buffer
File Size	156.35K / 9 Page	View it Online	Download Datasheet

				http:// Cypress Semiconductor
Part No.	CY7B9930V07 CY7B9940V-5AC CY7B9930V-5AI CY7B9940V-5AI CY7B9930V-5AC CY7B9930V-2AC CY7B9940V-2AC CY7B9930V-2AI CY7B9940V-2AI CY7B9940V-2AXIT CY7B9930V-5AXC CY7B9930V-5AXCT CY7B9940V-2AXC CY7B9940V-2AXCT CY7B9940V-2AXI CY7B9940V-5AXC CY7B9940V-5AXCT CY7B9940V-5AXI CY7B9940V-5AXIT
OCR Text	... 2 Feedback Bank LOW LOW LOW MID MID MID HIGH HIGH HIGH LOW MID HIGH LOW MID HIGH LOW MID HIGH /1 /1 /1 /1 /1 /1 /1 /1 /1 /1 /1 ...level to be set on FS is determined by the "nominal" operating frequency (fNOM) of the VCO. fNOM alw...
Description	High Speed Multifrequency PLL Clock Buffer
File Size	235.29K / 11 Page	View it Online	Download Datasheet

				CYPRESS[Cypress Semiconductor]
Part No.	CY2V995 CY2V995AC CY2V995ACT CY2V995AI CY2V995AIT
OCR Text	...ock Input. Feedback Input. When MID or HIGH, disables PLL (except for conditions of note 3). REF goes to all outputs. Set LOW for normal ope...level and sOE# is high, the nF[1:0] pins act as output disable controls for individual banks when nF...
Description	S2.5/3.3V 200-MHz Multi-Output Zero Delay Buffer
File Size	279.15K / 10 Page	View it Online	Download Datasheet

				INTEGRATED DEVICE TECHNOLOGY INC Integrated Device Technology, Inc. IDT[Integrated Device Technology]
Part No.	IDT5V2528 IDT5V2528A IDT5V2528APG IDT5V2528APGG IDT5V2528APGGI IDT5V2528APGI IDT5V2528PG IDT5V2528PGG IDT5V2528PGGI IDT5V2528PGI IDT5V2528APGGI8 IDT5V2528PGGI8 IDT5V2528APGI8
OCR Text	...gnals may be hard-wired to high-mid-low levels. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. ...level Description Clock input Feedback input 3-level input for 2.5V / 3.3V Output Select/ Output ban...
Description	2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER 2.5V / 3.3V的锁相环时钟驱动器零延迟缓冲 2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER .5V / 3.3V的锁相环时钟驱动器零延迟缓冲
File Size	59.21K / 7 Page	View it Online	Download Datasheet

				IDT[Integrated Device Technology]
Part No.	IDT5V9950 IDT5V9950PFI
OCR Text	... hard-wired to appropriate HIGH-MID-LOW levels. When the sOE pin is held low, all the outputs are synchronously enabled. However, if sOE is ...level and sOE is HIGH, the nF[1:0] pins act as output disable controls for individual banks when nF[...
Description	3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK? II JR.
File Size	65.38K / 9 Page	View it Online	Download Datasheet

				IDT[Integrated Device Technology]
Part No.	IDT5V9955 IDT5V9955BFI IDT5V9955BFI8
OCR Text	... hard-wired to appropriate HIGH-MID-LOW levels. The feedback input allows divide-by-functionality from 1 to 12 through the use of the xDS[1:...level and sOE is HIGH, the nF[1:0] pins act as output disable controls for individual banks when xnF...
Description	3.3V Programmable Skew Dual PLL Clock Driver Turboclock II 3.3V PROGRAMMABLE SKEW DUAL PLL CLOCK DRIVER TURBOCLOCK W
File Size	124.58K / 11 Page	View it Online	Download Datasheet

				Rohm
Part No.	BD6758KN-E2
OCR Text	...ge (2.7v to 5.5v) top 85 c mid 25c low -25c fig.2 output on-resistance (ch1 to ch3) bd6370gul op. range (2.7v to 5.5v) top 85 c...level input voltage vinh 2.0 - - v low level input voltage vinl - - 0.7 v high level...
Description	5ch System Lens Drivers for Digital Still Cameras
File Size	783.35K / 33 Page	View it Online	Download Datasheet

For mid-level Found Datasheets File :: 3390 Search Time::0.985ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | <11> | 12 | 13 | 14 | 15 |