gen-ii pdf Datasheet P11 Full Text Search --- IC-ON-LINE


	Part Number	Hot Search : GT20J121 TSH61CDT 63181A1 16LT1 MC79M00 MPD1001 NTE74XX GMS90C3X
	Product Description
	Full Text Search

gen-ii Datasheet PDF File

For gen-ii Found Datasheets File :: 1130 Search Time::1.828ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | <11> | 12 | 13 | 14 | 15 |

				Cypress Semiconductor
Part No.	CY7C1625KV18 CY7C1614KV18
OCR Text	...5kv18 8m x 9 array clk a (22:0) gen. k k control logic address register d [8:0] read add. decode read data reg. rps wps control logic addres...ii sram ........................... 21 power up sequence ............................................
Description	144-Mbit QDR? II SRAM Two-Word Burst Architecture
File Size	616.54K / 33 Page	View it Online	Download Datasheet

				Cypress Semiconductor, Corp.
Part No.	CY7C1514KV18 CY7C1514KV18-300BZXC CY7C1512KV18-300BZXC CY7C1512KV18-300BZC CY7C1514KV18-300BZC CY7C1514KV18-250BZC CY7C1514KV18-250BZI CY7C1514KV18-250BZXC CY7C1514KV18-333BZC CY7C1514KV18-333BZI CY7C1514KV18-333BZXC CY7C1514KV18-333BZXI CY7C1514KV18-250BZXI CY7C1525KV18 CY7C1512KV18-350BZC
OCR Text	...kv18) 4m x 8 array clk a (21:0) gen. k k control logic address register d [7:0] read add. decode read data reg. rps wps control logic addres...ii sram ...........................20 power up sequence ..............................................
Description	72-Mbit QDR II SRAM 2-Word Burst Architecture Two-word burst on all accesses 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 2M X 36 QDR SRAM, 0.45 ns, PBGA165 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 4M X 18 QDR SRAM, 0.45 ns, PBGA165
File Size	603.26K / 33 Page	View it Online	Download Datasheet

				Advantech Co., Ltd.
Part No.	SIMB-A21-8VG00A1E
OCR Text	...essor system cpu intel core 2nd gen. i7 intel core 2nd gen. i5 intel core 2nd gen. i3 intel celeron core number 4 4 2 2 max. speed i7-2600 3...ii) parallel 1 lpt port header (2 x 13 pin) gpio 8-bit (4-bit di and 4-bit do) watchdog timer outpu...
Description	Intel? LGA1155 Core i7/i5/i3, Celeron? ATX with VGA/DVI, 6 COM and Dual LAN
File Size	292.53K / 2 Page	View it Online	Download Datasheet

				Cypress
Part No.	CY7C1413V18-250BZCES CY7C1413V18-167BZC CY7C1415V18
OCR Text	...1v18) 1m x 8 array clk a (19:0) gen. k k control logic address register d [7:0] read add. decode read data reg. rps wps q [7:0] control logi...ii completely eliminates the need to ?turn-around? the data bus and avoids any possible data content...
Description	36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture
File Size	260.92K / 24 Page	View it Online	Download Datasheet

				Cypress
Part No.	CY7C1316BV18-167BZXC CY7C1320BV18-167BZXC
OCR Text	...ram (cy7c1316bv18) clk a (19:0) gen. k k control logic address register read add. decode read data reg. r/w dq [7:0] output logic reg. reg. ...ii. in the single clo ck mode, cq is generated with respect to k. the timings for the echo clocks...
Description	18-Mbit DDR-II S
File Size	257.00K / 24 Page	View it Online	Download Datasheet

				Cypress
Part No.	CY7C1311BV18-167BZXC CY7C1313BV18-167BZXC CY7C1315BV18-167BZXC CY7C1911BV18 CY7C1911BV18-167BZXC
OCR Text	...18) 512k x 8 array clk a (18:0) gen. k k control logic address register d [7:0] read add. decode read data reg. rps wps q [7:0] control logi...ii completely eliminates the need to ?turn-around? the data bus and avoids any possible data content...
Description	18-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture
File Size	258.25K / 23 Page	View it Online	Download Datasheet

				Cypress Semiconductor
Part No.	CY7C1566KV18 CY7C1570KV18-450BZC CY7C1570KV18-450BZXC CY7C1570KV18-450BZXI CY7C1570KV18-400BZC CY7C1570KV18-400BZXI
OCR Text	...rite reg write reg clk a (21:0) gen. k k control logic address register read add. decode read data reg. r/w output logic reg. reg. reg. 8 16...ii+ sram ......................... 21 power up sequence .............................................
Description	72-Mbit DDR II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
File Size	614.30K / 31 Page	View it Online	Download Datasheet

				Cypress Semiconductor
Part No.	CY7C1170KV18-550BZC CY7C1168KV18-400BZXC CY7C1168KV18-450BZC CY7C1168KV18-450BZXC CY7C1168KV18-550BZXC CY7C1168KV18-400BZC CY7C1170KV18-400BZC CY7C1170KV18-450BZXC
OCR Text	...rite reg write reg clk a (19:0) gen. k k control logic address register read add. decode read data reg. r/w output logic reg. reg. reg. 8 16...ii+ sram .......... ........... .... 20 power up sequence ...........................................
Description	18-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
File Size	589.38K / 29 Page	View it Online	Download Datasheet

				Maxim Integrated Products
Part No.	MAX14950
OCR Text	...nnel. it is optimized for pcie gen iii (8.0gt/s) and gen ii (5.0gt/s) data rates, while still handling gen i (2.5gt/s). the max14950 is available in a small, lead-free, 42-pin (3.5mm x 9.0mm) tqfn package for optimal layout and minimal ...
Description	Quad PCI Express Equalizer/Redriver
File Size	3,458.26K / 17 Page	View it Online	Download Datasheet

For gen-ii Found Datasheets File :: 1130 Search Time::1.828ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | <11> | 12 | 13 | 14 | 15 |