| |
|
 |
Fujitsu, Ltd.
|
| Part No. |
MB3793-30APNF
|
| OCR Text |
...timer monitors clock1 (ck1) and clock2 (ck2) pulses alternately. when a ck2 pulse is detected after detecting a ck1 pulse, the monitoring time setting capacity (c tw ) switches to charging from discharging. when two consecutive pulses occu... |
| Description |
Power Voltage Monitoring IC with Watchdog Timer 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8
|
| File Size |
130.95K /
24 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
FUJITSU LTD
|
| Part No. |
MB3793-27APFV-XXXE1 MB3793-27APNF-XXX
|
| OCR Text |
...timer monitors clock1 (ck1) and clock2 (ck2) pulses alternately. when a ck2 pulse is detected after detecting a ck1 pulse, the monitoring time setting capacity (c tw ) switches to charging from discharging. when two consecutive pulses occu... |
| Description |
1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8
|
| File Size |
241.08K /
28 Page |
View
it Online |
Download Datasheet |
| |
|
|
Fujitsu
|
| Part No. |
MB3793-45 E427405
|
| OCR Text |
...timer monitors Clock1 (CK1) and clock2 (CK2) pulses alternately. When a CK2 pulse is detected after detecting a CK1 pulse, the monitoring time setting capacity (CTW) switches to charging from discharging. When two consecutive pulses occur o... |
| Description |
Supply Voltage Monitoring Application
From old datasheet system
|
| File Size |
80.29K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
ST Microelectronics
|
| Part No. |
HCF4013YM013TR
|
| OCR Text |
... name and function 3, 11 clock1 clock2 clock inputs 4, 10 reset1 reset2 reset inputs 6, 8 set1, set2 set inputs 5, 9 d1, d2 data inputs 1, 13 q1, q2 data outputs 2, 12 q 1, q 2 data outputs 7v ss negative supply voltage 14 v dd positive sup... |
| Description |
Dual D Flip-Flop
|
| File Size |
267.67K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Circuit Syst...
|
| Part No. |
AV9107C-13
|
| OCR Text |
... supply (+5v dc). 8 clk2 output clock2 output, divided by 2 from clock1 output, for 20mhz with 20mhz crystal. output is synthesized. oe clk1 clk2 0 20 mhz tristate 1 20 mhz 40 mhz output frequency = input frequency x a b allowable input and... |
| Description |
CPU Frequency Generator
|
| File Size |
244.94K /
5 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
