

SIEMENS

SIEMENS AKTIENGESELLSCHAFT 47E D

T-46-23-15

4M x 1-Bit Dynamic RAM**HYB 514100-80/-10****Advanced Information**


- 4 194 304 words by 1-bit organization
- Fast access and cycle time
 - 80 ns access time
 - 160 ns cycle time (HYB 514100-80)
 - 100 ns access time
 - 190 ns cycle time (HYB 514100-10)
- Fast page mode cycle time
 - 45 ns (HYB 514100-80)
 - 55 ns (HYB 514100-10)
- Single + 5 V ($\pm 10\%$) supply with a built-in V_{BB} generator
- Low power dissipation
 - max. 495 active mW (HYB 514100-80)
 - max. 440 active mW (HYB 514100-10)
 - max. 5.5 mW standby
- Output unlatched at cycle end allows two-dimensional chip selection
- Common I/O capability using "early write" operation
- Read, write, Read-modify-write, CAS-before-RAS refresh, RAS-only refresh, hidden refresh, fast page mode
- All inputs and outputs TTL-compatible
- 1024 refresh cycles/16 ms
- Plastic Package: P-SOJ-26/20 350 mil

The HYB 514100 is the new generation dynamic RAM organized as 4 194 304 words by 1-bit. The HYB 514100 utilizes a submicron triple poly, single metal CMOS technology with a depletion type trench capacitor and a fully overlapping bitline contact (FOBIC) as well as advanced CMOS circuit techniques to provide wide operating margins, both internally and for the system user. Multiplexed address inputs permit the HYB 514100 to be packaged in a 26/20-pin SOJ 350 mil plastic package. This package size provide high system bit densities and is compatible with commonly used automatic testing and insertion equipment. System-oriented features include single + 5 V ($\pm 10\%$) power supply, direct interfacing with high-performance logic device families such as Schottky TTL.

T-46-23-15


Ordering Information

Type	Ordering code	Package	Description
HYB 514100J-80	Q67100-Q419	P-SOJ-26/20 350 mil	DRAM (access time 80 ns)
HYB 514100J-10	Q67100-Q420	P-SOJ-26/20 350 mil	DRAM (access time 100 ns)



T-46-23-15

Block Diagram



T-46-23-15

Absolute Maximum Ratings

Operating temperature range	0 to 70 °C
Storage temperature range.....	- 55 to + 150 °C
Soldering temperature	260 °C
Soldering time.....	10 s
Input/output voltage	- 1 to + 7 V
Power supply voltage.....	- 1 to + 7 V
Power dissipation.....	0.6 W
Data out current (short circuit)	50 mA

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

$T_A = 0$ to 70 °C; $V_{SS} = 0$ V; $V_{CC} = 5$ V \pm 10 %

Symbol	Parameter	Limit values		Unit	Test condition
		min.	max.		
V_{IH}	Input high voltage	2.4	6.5	V	—
V_{IL}	Input low voltage	- 1.0	0.8	V	—
V_{OH}	Output high voltage ($I_{OUT} = - 5$ mA)	2.4	—	V	—
V_{OL}	Output low voltage ($I_{OUT} = 4.2$ mA)	—	0.4	V	—
I_{IL}	Input leakage current (0 V $\leq V_{IN} \leq 6.5$ V, all other pins = 0 V)	- 10	10	μ A	—
I_{OL}	Output leakage current (DO is disabled, 0 V $\leq V_{OUT} \leq V_{CC}$)	- 10	10	μ A	—
I_{CC1}	Average V_{CC} supply current: HYB 514100-80 HYB 514100-10 (\overline{RAS} , \overline{CAS} , address cycling: $t_{RC} = t_{RC}(\text{min.})$)	—	90	mA	1) 2)
		—	80	mA	1) 2)
I_{CC2}	Standby V_{CC} supply current ($\overline{RAS} = \overline{CAS} = V_{IH}$)	—	2	mA	—
I_{CC3}	Average V_{CC} supply current during \overline{RAS} -only refresh cycles: HYB 514100-80 HYB 514100-10 (\overline{RAS} cycling, $\overline{CAS} = V_{IH}; t_{RC} = t_{RC}(\text{min.})$)	—	90	mA	1)
		—	80	mA	1)
I_{CC4}	Average V_{CC} supply current, during fast page mode: HYB 514100-80 HYB 514100-10 ($\overline{RAS} = V_{IL}$, \overline{CAS} , address cycling: $t_{PC} = t_{PC}(\text{min.})$)	—	65	mA	1) 2)
		—	55	mA	1) 2)
I_{CC5}	Standby V_{CC} supply current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2$ V)	—	1	mA	—
I_{CC6}	Average V_{CC} supply current, during \overline{CAS} -before- \overline{RAS} mode HYB 514100-80 HYB 514100-10 (\overline{RAS} , \overline{CAS} cycling: $t_{RC} = t_{RC}(\text{min.})$)	—	90	mA	1)
		—	80	mA	1)

Notes see page 101.

T-46-23-15

AC Characteristics^{3) 4)}T_A = 0 to 70 °C; V_{CC} = 5 V ± 10 %; t_T = 5 ns

Symbol	Parameter	Limit values				Unit
		HYB 514100-80		HYB 514100-10		
		min.	max.	min.	max.	
t _{RC}	Random read or write cycle time	160	—	190	—	ns
t _{RWC}	Read-write cycle time	180	—	220	—	ns
t _{PC}	Fast page mode cycle time	45	—	55	—	ns
t _{PRWC}	Fast page mode read-write cycle time	65	—	85	—	ns
t _{RAC}	Access time from $\overline{\text{RAS}}$ ^{5) 10)}	—	80	—	100	ns
t _{CAC}	Access time from $\overline{\text{CAS}}$ ^{5) 10)}	—	20	—	25	ns
t _{AA}	Access time from column address ^{5) 11)}	—	40	—	50	ns
t _{CPA}	Access time from $\overline{\text{CAS}}$ precharge ⁵⁾	—	40	—	50	ns
t _{CLZ}	$\overline{\text{CAS}}$ to output in low-Z ⁵⁾	0	—	5	—	ns
t _{OFF}	Output buffer turn-of delay ⁶⁾	0	20	0	30	ns
t _T	Transition time (rise and fall) ⁴⁾	3	50	3	50	ns
t _{RP}	$\overline{\text{RAS}}$ precharge time	70	—	80	—	ns
t _{RAS}	$\overline{\text{RAS}}$ pulse width	80	10.000	100	10.000	ns
t _{RASP}	$\overline{\text{RAS}}$ pulse width (fast page mode)	80	200.000	100	200.000	ns
t _{RSH}	$\overline{\text{RAS}}$ hold time	20	—	25	—	ns
t _{CSH}	$\overline{\text{CAS}}$ hold time	80	—	100	—	ns
t _{CAS}	$\overline{\text{CAS}}$ pulse width	20	10.000	25	10.000	ns
t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time ¹⁰⁾	20	60	25	75	ns
t _{RAD}	$\overline{\text{RAS}}$ to column address delay time ¹¹⁾	15	40	20	50	ns
t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	5	—	10	—	ns
t _{CP}	$\overline{\text{CAS}}$ precharge time (Fast Page Mode)	10	—	10	—	ns
t _{ASR}	Row address setup time	0	—	0	—	ns
t _{RAH}	Row address hold time	10	—	15	—	ns
t _{ASC}	Column address setup time	0	—	0	—	ns
t _{CAH}	Column address hold time	15	—	20	—	ns

Notes see page 101.

T-46-23-15

AC Characteristics^{3) 4)} (cont'd)

Symbol	Parameter	Limit values				Unit
		HYB 514100-80		HYB 514100-10		
		min.	max.	min.	max.	
t _{AR}	Column address hold time referenced to $\overline{\text{RAS}}$	60	-	75	-	ns
t _{RAL}	Column address to $\overline{\text{RAS}}$ lead time	40	-	50	-	ns
t _{RCS}	Read command setup time	0	-	0	-	ns
t _{RCH}	Read command hold time ⁷⁾	0	-	0	-	ns
t _{RRH}	Read command hold time referenced to $\overline{\text{RAS}}$ ⁷⁾	0	-	0	-	ns
t _{WCH}	Write command hold time	15	-	20	-	ns
t _{WCR}	Write command hold time referenced to $\overline{\text{RAS}}$	60	-	75	-	ns
t _{WP}	Write command pulse width	15	-	20	-	ns
t _{RWL}	Write command to $\overline{\text{RAS}}$ lead time	15	-	25	-	ns
t _{CWL}	Write command to $\overline{\text{CAS}}$ lead time	15	-	25	-	ns
t _{DS}	Data setup time ⁸⁾	0	-	0	-	ns
t _{DH}	Data hold time ⁸⁾	15	-	20	-	ns
t _{DHR}	Data hold time referenced to $\overline{\text{RAS}}$	60	-	75	-	ns
t _{REF}	Refresh period	-	16	-	16	ns
t _{WCS}	Write command set-up time ⁹⁾	0	-	0	-	ns
t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WRITE}}$ delay time ⁹⁾	20	-	25	-	ns
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WRITE}}$ delay time ⁹⁾	80	-	100	-	ns
t _{AWD}	Column address to $\overline{\text{WRITE}}$ delay time ⁹⁾	40	-	50	-	ns
t _{CSR}	$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ cycle)	10	-	10	-	ns
t _{CHR}	$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ cycle)	30	-	30	-	ns
t _{RPC}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	0	-	0	-	ns
t _{CPT}	$\overline{\text{CAS}}$ precharge time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter test cycle)	40	-	50	-	ns
t _{CPN}	$\overline{\text{CAS}}$ precharge time	10	-	15	-	ns
t _{WTS}	Write command setup time (in test mode entry cycle)	10	-	10	-	ns
t _{WTH}	Write command hold time (in test mode entry cycle)	10	-	10	-	ns
t _{WRP}	Write to $\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle)	10	-	10	-	ns
t _{WRH}	Write hold time referenced to $\overline{\text{RAS}}$ ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle)	10	-	10	-	ns

Notes see page 101.

T-46-23-15

Capacitance $T_A = 0 \text{ to } 70 \text{ } ^\circ\text{C}; V_{CC} = 5 \text{ V} \pm 10 \%; f = 1 \text{ MHz}$


Symbol	Parameter	Limit values		Unit
		min.	max.	
C11	Input capacitance (A0 to A10, DI)	-	6	pF
C12	Input capacitance (RAS, CAS, WRITE)	-	7	pF
CO	Output capacitance (DO)	-	7	pF

Notes for pages 98 to 100

- 1) $I_{CC1}, I_{CC3}, I_{CC4}, I_{CC6}$ depend on cycle rate.
- 2) I_{CC1}, I_{CC4} depend on output loading. Specified values are measured with output open.
- 3) An initial pause of 200 μs is required after power-up followed by 8 RAS cycles out of which at least one cycle has to be a refresh cycle before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4) $V_{IH} \text{ (min.)}$ and $V_{IL} \text{ (max.)}$ are reference levels for measuring timing of input signals. Transition times are also measured between V_{IH} and V_{IL} .
- 5) Measured with a load equivalent to 2 TTL loads and 100 pF.
- 6) $t_{OFF} \text{ (max.)}$ defines the time at which the output achieves the open-circuit condition and is not referenced to output voltage levels.
- 7) Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 8) These parameters are referenced to the CAS leading edge in early write cycles and to the WRITE leading edge in read-write cycles.
- 9) $t_{WCS}, t_{RWD}, t_{CWD}$ and t_{AWD} are not restrictive operating parameters. They are included the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS} \text{ (min.)}$, the cycle is an early write cycle and data out pin will remain open-circuit (high impedance) through the entire cycle; if $t_{RWD} \geq t_{RWD} \text{ (min.)}$, $t_{CWD} \geq t_{CWD} \text{ (min.)}$ and $t_{AWD} \geq t_{AWD} \text{ (min.)}$ the cycles is a read-write cycle and DO will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of DO (at access time) is indeterminate.
- 10) Operation within the $t_{RCD} \text{ (max.)}$ limit insures that $t_{RAC} \text{ (max.)}$ can be met. $t_{RCD} \text{ (max.)}$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD} \text{ (max.)}$ limit, then access time is controlled by t_{AC} .
- 11) Operation within the $t_{RAD} \text{ (max.)}$ limit insures that $t_{RAC} \text{ (max.)}$ can be met. $t_{RAD} \text{ (max.)}$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD} \text{ (max.)}$ limit, then access time is controlled by t_{AA} .
- 12) AC measurements assume $t_r = 5 \text{ ns}$.


T-46-23-15

Waveforms




T-46-23-15


Write Cycle (early write)




SPT00985


Read-Write (Read-Modify-Write) Cycle









RAS-Only Refresh Cycle



CAS-Before-RAS Refresh Cycle




CAS-Before-RAS Refresh Counter Test Cycle



Test Mode

The HYB 514100 is organized 4 194 304 words by 1-bit but can internally be configured as 524 288 words by 8-bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. If, upon reading, all bits are equal (all "1" or "0" s), the data output pin indicates a "1". If any of the bits differ, the data output pin indicates a "0". In "Test Mode" the 4M DRAM can be tested as if it were a 512 K DRAM. "WRITE, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle (Test Mode Entry Cycle)" shown in Page 17 puts the device into "Test Mode". A $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle "Hidden Refresh Cycle" or "RAS Only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test times (1/8 in case of N test pattern).

Test Mode Entry Cycle



Note: D0, A3-A10 = Don't Care "H" or "L"


*) The following cycle is defined by the state of $\overline{\text{CAS}}$ and WRITE and the following edge of $\overline{\text{RAS}}$.

Internal Address Scrambling

The labels for address pins as given in the HYB 514100 data sheet were selected for marking convenience and do not reflect the internal least significant (LSB) to most significant bit (MSB) layout.

Address Decoder Scrambling

Efficient layout of the row and column decoders results in a scramble to the address inputs which must be observed if for example it is required that rows and columns be accessed in a "nearest neighbour" manner. The logic necessary to descramble is given in the next figure.



Data Polarity

Utilization of balanced sense amplifiers requires that one of the two halves of the matrix inverts data (this inversion is comprehended by internal circuitry so that it is transparent to the user). If it is necessary, for example, to set all 4 megabits to a charged state, the data polarity in the next figure must be observed.

