

ASSP For Power Management Applications

2-channel DC/DC Converter IC with Synchronous Rectifier

MB3882

■ DESCRIPTION

The MB3882 is a 2-channel DC/DC converter IC using pulse width modulation (PWM) and synchronous rectification, designed for down conversion applications.

This device is a power supply with high output drive capacity. Synchronous rectification also provides for high efficiency.

In addition, a 5 V regulator is built in to reduce the number of system components. The result is an ideal built-in power supply for driving products with high speed CPU's such as home TV game devices and notebook PC's.


This product is covered by US Patent Number 6,147,477.

■ FEATURES

- Synchronous rectification for high efficiency
- Supply voltage range : 5.5 V to 18 V
- High-precision reference voltage : $2.5 \text{ V} \pm 1\%$
- Error Amp. threshold voltage : $1.25 \text{ V} \pm 1\%$ (0 °C to 85 °C)
- Oscillator frequency range : 10 kHz to 500 kHz
- Built-in soft-start circuit with error Amp. input control
- Totem pole type output for N-ch MOSFET


■ PACKAGE

24-pin Plastic SSOP



(FPT-24P-M03)

■ PIN ASSIGNMENTS




■ PIN DESCRIPTIONS

Pin No.	Symbol	I/O	Description
1	CT	—	Triangular wave oscillator frequency setting capacitor connection terminal
2	RT	—	Triangular wave oscillator frequency setting resistor connection terminal
3	SGND	—	Ground terminal
4	CS1	—	CH1 soft-start capacitor connection terminal. (Also used as channel control)
5	-INE1	I	CH1 error Amp. inverted input terminal
6	FB1	O	CH1 error Amp. output terminal
7	+INC1	I	CH1 overvoltage comparator non-inverted input terminal
8	OUT1-1	O	CH1 totem pole output terminal. (External main side FET gate drive)
9	VS1	—	CH1 external main side FET source connection terminal
10	CB1	—	CH1 boot capacitor connection terminal. Connect capacitor between the CB1 terminal and VS1 terminal.
11	OUT2-1	O	CH1 totem pole output terminal. (External synchronous rectifier side FET gate drive)
12	PGND	—	Ground terminal
13	VB	O	Output circuit bias output terminal
14	OUT2-2	O	CH2 totem pole output terminal. (External synchronous rectifier side FET gate drive)
15	CB2	—	CH2 boot capacitor connection terminal. Connect capacitor between the CB2 terminal and VS2 terminal.
16	VS2	—	CH2 external main side FET source connection terminal.
17	OUT1-2	O	CH2 totem pole output terminal. (External main side FET gate drive)
18	+INC2	I	CH2 overvoltage comparator non-inverted input terminal
19	FB2	O	CH2 error Amp. output terminal
20	-INE2	I	CH2 error Amp. inverted input terminal
21	CS2	—	CH2 soft-start capacitor connection terminal. (Also used as channel control)
22	CSCP	—	Timer latch short protection capacitor connection terminal
23	VCC	—	Reference voltage, control circuit power supply terminal
24	VREF	O	Reference voltage output terminal

MB3882

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Rating		Unit
			Min	Max	
Supply voltage	V_{CC}	—	—	20	V
Boot voltage	V_{CB}	CB terminal	—	25	V
Output current	I_O	—	—	120	mA
Peak output current	I_{OP}	Duty $\leq 5\%$ ($t = 1 / f_{OSC} \times \text{Duty}$)	—	800	mA
Power dissipation	P_D	$T_a \leq +25\text{ }^\circ\text{C}$	—	740*	mW
Storage temperature	T_{stg}	—	-55	+125	$^\circ\text{C}$

* : The packages are mounted on the dual-sided epoxy board (10cm × 10cm).

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions	Value			Unit
			Min	Typ	Max	
Supply voltage	V_{CC}	—	5.5	12	18	V
Boot voltage	V_{CB}	CB terminal	—	—	23	V
Reference voltage output current	I_{OR}	VREF terminal	-1	—	0	mA
Bias output current	I_{OB}	VB terminal	-1	—	0	mA
Input voltage	V_{IN}	-INE terminal	0	—	$V_{CC} - 1.8$	V
	V_{INC}	+INC terminal	0	—	V_{CC}	V
Output current	I_O	—	-100	—	100	mA
Peak output current	I_{OP}	Duty $\leq 5\%$ ($t = 1 / f_{osc} \times \text{Duty}$)	-700	—	700	mA
Oscillator frequency	f_{OSC}	—	10	200	500	kHz
Timing resistor	R_T	—	6.8	10	12	k Ω
Timing capacitor	C_T	—	150	470	15000	pF
Boot capacitor	C_B	—	—	0.1	1.0	μF
Reference voltage output capacitor	C_{REF}	VREF terminal	—	0.1	1.0	μF
Bias output capacitor	C_{VB}	VB terminal	1.0	4.7	10	μF
Soft-start capacitor	C_S	—	—	0.1	1	μF
Short detection capacitor	C_{SCP}	—	—	0.01	0.1	μF
Operating ambient temperature	T_a	—	-30	+25	+85	$^{\circ}\text{C}$

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

(VCC = 12 V, VB = 0 mA, VREF = 0 mA, Ta = +25 °C)

Parameter	Symbol	Pin No.	Conditions	Value			Unit	
				Min	Typ	Max		
1. Reference Voltage Block [Ref]	Output voltage	V _{REF}	24	Ta = +25 °C	2.475	2.500	2.525	V
		$\Delta V_{REF}/V_{REF}$	24	Ta = 0 °C to +85 °C	—	0.5*	—	%
	Input stability	Line	24	VCC = 5.5 V to 18 V	—	1	10	mV
	Load stability	Load	24	VREF = 0 mA to -1 mA	—	3	10	mV
	Short output current	I _{OS}	24	VREF = 2 V	-28	-14	-7	mA
2. Bias Voltage Block [VB]	Output voltage	VB	13	—	4.95	5.05	5.15	V
3. Undervoltage Lockout Circuit Block [UVLO]	Threshold voltage	V _{TH}	23	VCC = $\underline{\text{J}}$	2.6	2.9	3.2	V
	Hysteresis width	V _H	23	—	—	0.2*	—	V
	Reset voltage	V _{RST}	23	—	1.7	2.1	2.5	V
4. Soft-start Block [CS]	Charge current	I _{CS}	4, 21	—	-14	-10	-6	μA
5. Short Detection Comparator Block [SCP]	Threshold voltage	V _{TH}	22	—	0.63	0.68	0.73	V
	Input source current	I _{CSCP}	22	—	-1.4	-1.0	-0.6	μA
	Short detection time	t _{SCP}	22	CSCP = 0.01 μF	4.5	6.8	12.2	ms
6. Triangular Wave Oscillator Block [OSC]	Oscillator frequency	f _{OSC}	1	RT = 10 kΩ, CT = 470 pF	170	190	210	kHz
	Frequency temperature variation rate	$\Delta f_{OSC}/f_{OSC}$	1	Ta = 0 °C to +85 °C	—	1*	—	%
7. Error Amp Block [Error Amp.]	Threshold voltage	V _{TH1}	5, 20	FB = 1.6 V, Ta = +25 °C	1.241	1.2500	1.259	V
		V _{TH2}	5, 20	FB = 1.6 V, Ta = 0 °C to +85 °C	1.2375	1.2500	1.2625	V
	Input bias current	I _B	5, 20	-INE = 0 V	-200	-20	—	nA
	Voltage gain	A _V	6, 19	DC	60	100	—	dB

* : Typical setting value

(Continued)

MB3882

(VCC = 12 V, VB = 0 mA, VREF = 0 mA, Ta = +25 °C)

Parameter		Symbol	Pin No.	Conditions	Value			Unit
					Min	Typ	Max	
7. Error Amp Block [Error Amp.]	Frequency band width	BW	6, 19	AV = 0 dB	—	800*	—	kHz
	Output voltage	V _{FBH}	6, 19	—	2.2	2.5	—	V
		V _{FBL}	6, 19	—	—	0.8	1.0	V
	Output source current	I _{SOURCE}	6, 19	FB = 1.6 V	—	-100	-45	μA
Output sink current	I _{SINK}	6, 19	FB = 1.6 V	1.5	9.0	—	mA	
8. PWM Comparator Block [PWM Comp.]	Threshold voltage	V _{TL}	6, 19	Duty cycle = 0%	1.2	1.3	—	V
		V _{TH}	6, 19	Duty cycle = Dtr	—	1.81	2.0	V
9. Dead time Adjustment Block [DTC]	Maximum duty cycle	Dtr	8, 17	RT = 10 kΩ, CT = 470 pF	85	90	95	%
10. Output Block [Drive]	Output current (main side)	I _{SOURCE1}	8, 17	Duty ≤ 5% (t = 1 / fosc × Duty)	—	-700*	—	mA
		I _{SINK1}	8, 17	Duty ≤ 5% (t = 1 / fosc × Duty)	—	900*	—	mA
	Output voltage (main side)	V _{OH1}	8, 17	OUT1 = -100 mA, CB = 17 V, VS = 12 V	CB - 2.5	CB - 0.9	—	V
		V _{OL1}	8, 17	OUT1 = 100 mA, CB = 17 V, VS = 12 V	—	VS + 0.9	VS + 1.4	V
	Output current (synchronous rectifier side)	I _{SOURCE2}	11, 14	Duty ≤ 5% (t = 1 / fosc × Duty)	—	-750*	—	mA
		I _{SINK2}	11, 14	Duty ≤ 5% (t = 1 / fosc × Duty)	—	900*	—	mA
	Output voltage (synchronous rectifier side)	V _{OH2}	11, 14	OUT2 = -100 mA	2.5	4.1	—	V
		V _{OL2}	11, 14	OUT2 = 100 mA	—	1.0	1.4	V
Diode voltage	V _D	10, 15	VB = 10 mA	—	0.9	1.1	V	

* : Typical setting value






(Continued)

(Continued)







(VCC = 12 V, VB = 0 mA, VREF = 0 mA, Ta = +25 °C)

Parameter		Symbol	Pin No.	Conditions	Value			Unit
					Min	Typ	Max	
10. Output Block [Drive]	Dead time	t_{D1}	8, 11, 17, 14	RT = 10 k Ω , CT = 470 pF OUT1 = OUT2 = OPEN, VS = 0 V OUT2 : $\overline{\downarrow}$ – OUT1 : \downarrow	100	200	—	ns
		t_{D2}		RT = 10 k Ω , CT = 470 pF OUT1 = OUT2 = OPEN, VS = 0 V OUT1 : $\overline{\downarrow}$ – OUT2 : \downarrow	100	250	—	ns
11. Overvoltage Detection Comparator Block [OVP]	Threshold voltage	V_{TH}	7, 18	+INC = \downarrow	1.44	1.47	1.50	V
	Input bias current	I_B	7, 18	+INC = 0 V	-200	-30	—	nA
12. General	Power supply current	I_{CC}	23	—	—	11	16.5	mA

TYPICAL CHARACTERISTICS




(Continued)



(Continued)

(Continued)



■ FUNCTION DESCRIPTION

1. DC/DC Converter Function

(1) Reference Voltage Block

The reference voltage circuit takes the voltage feed from the power supply terminal (pin 23) and generates a temperature compensated reference voltage (2.5 V Typ) , for use as the reference voltage for the power supply control unit.

Also, an external load current can be obtained from the power supply at the VREF terminal (pin 24) , up to a maximum of 1 mA.

(2) Triangular Wave Oscillator Block

A triangular waveform with amplitude 1.3 V to 1.9 V can be generated by connecting a timing capacitor and resistor to the CT terminal (pin 1) and RT terminal (pin 2) , respectively.

The triangular oscillator waveform can be input to the IC's internal PWM comparator, as well as supplied externally from the CT terminal.

(3) Error Amp Block (Error Amp.)

The error Amp. is an amplifier that detects the output voltage from the DC/DC converter and outputs a PWM control signal. The error Amp. has a broad in-phase input voltage range of 0 to $V_{cc}-1.8$ V that can be easily set by the external power supply.

In addition, an arbitrary loop gain can be set up by connecting a feedback resistor and capacitor between the error Amp. output terminal and inverter input terminal, providing stable phase compensation to the system.

Also, power-on rush current can be prevented by connecting a soft-start capacitor between the error Amp. non-inverted input terminals CS1 terminal (pin 4) and CS2 terminal (pin 21) . The soft-start function operates with a stable soft-start time that is not dependent on the output load of the DC/DC converter.

(4) PWM Comparator Block (PWM Comp.)

This is a voltage - pulse width modulator that controls the output duty according to the input voltage.

Main side : Turns the output transistor on in the intervals in which the error Amp. output voltage is higher than the triangular wave voltage.

Synchronous rectifier side : Turns the output transistor on in the intervals in which the triangular wave voltage is lower than error Amp. voltage.

(5) Output Block

The output block has totem pole configuration on both the main side and synchronous rectifier side, and can drive an external N-ch MOSFET.

Also, the high output drive capability (700 mA max : duty \leq 5%) provides high gate-source capacitor, enabling the use of low on-resistor FET devices.

2. Channel Control Functions

Channel ON/OFF control is provided by using the CS1 terminal (pin 4) and CS2 terminal (pin 21) setting functions.

Channel On/Off Setting Functions

CS terminal voltage level		Channel output state	
CS1	CS2	CH1	CH2
GND	GND	OFF	OFF
GND	Hi-Z	OFF	ON
Hi-Z	GND	ON	OFF
Hi-Z	Hi-Z	ON	ON

3. Protective Functions

(1) Timer Latch Short Circuit Protection (SCP)

The short circuit protection comparators read the output voltage levels. If the output voltage on either channel falls below the short detection voltage, the timer circuit is activated to start charging the external capacitor Cscp connected to the CSCP terminal (pin 22) .

When capacitor voltage reaches approximately 0.68 V the output FET turns off, setting the idle interval to 100%. Once the protection circuit is activated, it can be reset by turning the power supply off and on again. (See “Setting the Timer Latch Short Circuit Protector Time Constant.”)

(2) Undervoltage Lockout Circuit Block (UVLO)

Transient status during normal power-on or momentary drops in supply voltage can cause abnormal operation in an control IC, leading to damage or degradation of system components. The undervoltage lockout circuit prevents such abnormal operations by reading the internal reference voltage level and switching the output transistor off, setting the idle interval to 100% and holding the CSCP terminal (pin 22) to “L” level.

System operation is restored when the supply voltage rises back about the undervoltage lockout circuit threshold voltage.

(3) Overvoltage Protection Block (OVP)

The overvoltage protection circuit uses an overvoltage comparator (OVP Comp.) on each channel to read the output voltage levels from the DC/DC converter. If the output voltage exceeds the threshold voltage a latch is set, turning off the main side FET on the corresponding channel.

■ SETTING THE TIMER LATCH SHORT CIRCUIT PROTECTOR TIME CONSTANT

Each channel has a short circuit protection comparator (SCP Comp.) which constantly compares the error Amp. output level to the reference voltage.


When the DC/DC comparator load conditions are stable on all channels, the short circuit protection comparator output is at "H" level, transistor Q1 is on, and the CSCP terminal (pin 22) is held at input standby voltage ($V_{STB} : = 50 \text{ mV}$).

If load conditions change rapidly, such as during a load short, causing output voltage to drop, the short circuit protection comparator output goes to "L" level. This causes the transistor Q1 to shut off, charging the short circuit protection capacitor Cscp (connected to the CSCP terminal) at $1 \mu\text{A}$.

Short detection time


$$t_{scp} \text{ (s)} \approx 0.68 \times C_{scp} \text{ (\mu F)}$$

When the capacitor Cscp is charged to the threshold voltage ($V_{TH} : = 0.68 \text{ V}$) a latch is set, turning the external FET off (setting the idle interval to 100%). At this time the latch input is closed and the CSCP terminal is held at the input latch voltage ($V_l : = 50 \text{ mV}$). (When a short circuit is detected on either of the two channels, both channels are shut off.)



■ PROCESSING WITHOUT USING THE CSCP TERMINAL

When the timer latch short circuit protection circuit is not used, the CSCP terminal (pin 22) should be shorted to GND using the shortest possible connection.




< Operation Without Using the CSCP Terminal >


■ SOFT-START TIME SETTING

The soft-start function prevents rush current events when the IC power is turned on, by connecting soft-start capacitors (C_{S1} , C_{S2}) to the CS1 terminal (pin 4) for channel 1, and the CS2 terminal (pin 21) for channel 2. When the IC is activated ($V_{CC} \geq UVLO$ threshold voltage), Q2 and Q3 are off and the CS1 and CS2 terminals begin charging the externally connected soft-start capacitors (C_{S1} , C_{S2}) at $10 \mu A$. Because the error Amp. output (FB1, FB2) is determined by the ratio of the lower of the two non-inverted input terminals (1.25 V, CS terminal voltage) to the inverted input terminal voltage ($-INE$), the soft-start interval (when CS terminal voltage < 1.25 V) FB is determined by the ratio of the $-INE$ terminal voltage and CS terminal voltage. Thus the DC/DC converter output voltage rises in proportion to the rise in the CS terminal voltage as the soft-start capacitor connected to the CS terminal charges. The soft-start time is determined by the following formula.

Soft-start time (time to output 100%)


$$t_s (s) \approx 0.125 \times C_s (\mu F)$$





■ PROCESSING WITHOUT USING THE CS TERMINALS

When the soft-start function is not used, the CS1 terminal (pin 4) and CS2 terminal (pin 22) should be left open.




■ OSCILLATOR FREQUENCY SETTING

The oscillator frequency can be set by connecting a timing capacitor (C_T) to the CT terminal (pin 1) and a timing resistor (R_T) to the RT terminal (pin 2).

Oscillator frequency

$$f_{osc} \text{ (kHz)} \approx \frac{893000}{C_T \text{ (pF)} \bullet R_T \text{ (k}\Omega)}$$

■ OUTPUT VOLTAGE SETTING



OVERVOLTAGE PROTECTION CIRCUIT VOTAGE SETTING


Overvoltage conditions in the DC/DC converter output voltage can be detected by connecting external resistance from the DC/DC converter output voltage to the +INC1 terminal (pin 7) and +INC2 terminal (pin 18) on the respective overvoltage protection comparator circuits (OVP comp. 1, 2).

When the output voltage of the DC/DC converter rises above the detection voltage, the overvoltage protection comparator (OVP Comp. 1, 2) output goes to "H" level, setting a latch and shutting off the corresponding channel. Each of the overvoltage protection circuit latches operates independently.

Detection voltage

$$V_{OVP} (V) \cong 1.47 \times (R3 + R4) / R4$$

Once the protection circuit has been activated, it can be reset by lowering the VCC voltage below the reset voltage (1.7 V Min).



■ PRECAUTIONS RELATED TO INTERNAL IC POWER CONSUMPTION

The internal power dissipation in the IC is greatly affected by the oscillator frequency and the FET total gate charge. When using the MB3882 in an application, caution must be taken in relation to internal IC power consumption.

As shown below, I_B (average current) can be determined from the total gate charge Q_{g1} , Q_{g2} , charged from the gate capacitance (C_{iss1} , C_{iss2} , C_{rss1} , C_{rss2}) of the external FET Q1, Q2, by the following formula.

Per individual channel :



$$I_B (A) = I_1 + I_2$$

$$\cong I_{bias1} \times \frac{T1}{T} + \frac{Q_{g1}}{T} + I_{bias2} \times \frac{T2}{T} + \frac{Q_{g2}}{T} \quad (I_{bias1} = I_{bias2} \cong 2 \text{ mA})$$

Because IC current consumption other than I_B is 11 mA, power consumption can be determined from the following formula.


Power consumption : P_c

$$P_c (W) = 0.011 \times V_{CC} + 2 \times V_{CC} \times I_B - V_B \times I_B$$




Using the above formulas to determine power consumption, settings should be made with reference to the “Power Consumption vs. Input Voltage” on the following page, as well as the “Power dissipation vs. Ambient Temperature.”


Power Consumption vs. Input Voltage (Qg Parameters)



Power Consumption vs. Input Voltage (fosc Parameters)



APPLICATION CIRCUIT



MB3882

■ COMPONENT LIST


COMPONENT	ITEM	SPECIFICATION		VENDOR	PARTS No.
Q1 to Q4	FET	VDS = 30 V		IR	IRF7811
D1, D2 D3, D4	Diode Diode	VF=0.35V(Max),at IF=1A VF=0.30V(Max),at IF=10mA		ROHM ROHM	RB051L-40 RB495D
L1, L2	Coil	2.7 μ H	12 A, 4.5 m Ω	TDK	RLF12545T -2R7N8R7
C1	Ceramics Condenser	0.022 μ F			
C2	Ceramics Condenser	0.1 μ F			
C3	Ceramics Condenser	0.022 μ F			
C4	Ceramics Condenser	0.1 μ F			
C5	Ceramics Condenser	4.7 μ F			
C6, C7	Ceramics Condenser	0.1 μ F			
C8	Electrolytic Condenser	68 μ F	6.3 V		
C9	Ceramics Condenser	0.1 μ F			
C10	OS Condenser	22 μ F	25 V	—	—
C11	Electrolytic Condenser	68 μ F	6.3 V		
C12	Ceramics Condenser	0.01 μ F			
C13	Ceramics Condenser	470 pF			
C14	Ceramics Condenser	0.1 μ F			
C15	OS Condenser	22 μ F	25 V		
C16 to C18	Ceramics Condenser	0.1 μ F			
C19	OS Condenser	22 μ F	25 V		
C20, C21	Ceramics Condenser	2.2 μ F			
R1	Resistor	2.7 k Ω	1/4 W		
R2	Resistor	10 k Ω	1/4 W		
R5	Resistor	2.7 k Ω	1/4 W		
R6	Resistor	10 k Ω	1/4 W		
R9	Resistor	2 k Ω	1/4 W		
R10	Resistor	3.3 k Ω	1/4 W		
R11	Resistor	2 k Ω	1/4 W	—	—
R12	Resistor	3.3 k Ω	1/4 W		
R13	Resistor	10 k Ω	1/4 W		
R20	Resistor	6.2 k Ω	1/4 W		
R21	Resistor	10 k Ω	1/4 W		
R22	Resistor	6.2 k Ω	1/4 W		
R23	Resistor	10 k Ω	1/4 W		

Notes : IR : International Rectifier Corp.

ROHM : Rohm, Ltd.

TDK : TDK, Ltd.

■ REFERENCE DATA



MB3882

■ PRECAUTIONARY INFORMATION

- Printed circuit board ground lines should be designed with consideration for common impedance.
- Take sufficient countermeasures should be taken to protect against static electricity.
- Always place semiconductors in containers that have anti-static provisions, or are conductive.
- After mounting, PC boards should be placed in conductive bags or containers for storage and handling.
- Working surfaces, tools, and measurement equipment should be grounded.
- Persons handling semiconductors should be grounded directly with resistance of 250 kΩ to 1 MΩ.
- Do not apply negative voltages.
- Application of negative voltage of -0.3 V or greater can create parasitic transistor effects on an LSI device, leading to abnormal operation.


■ ORDERING INFORMATION

Part Number	Package	Remarks
MB3882PFV	24-pin Plastic SSOP (FPT-24P-M03)	

PACKAGE DIMENSION

24-pin, Plastic SSOP
(FPT-24P-M03)

Note1 : Pins width and pins thickness include plating thickness.
Note2 : *This dimension does not include resin protrusion.



© 2001 FUJITSU LIMITED F24018S-c-3-4

Dimensions in mm (inches)

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0209

© FUJITSU LIMITED Printed in Japan